[AArch64] Fix FP16 vector instructions that should only accept low registers

llvm-svn: 255113
2 files changed