blob: ccfe73160a2051645a4e077fa3619256d91686d0 [file] [log] [blame]
Chris Lattnera08186a2009-06-19 00:47:59 +00001//===-- X86ATTInstPrinter.cpp - AT&T assembly instruction printing --------===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file includes code for rendering MCInst instances as AT&T-style
11// assembly.
12//
13//===----------------------------------------------------------------------===//
14
15#define DEBUG_TYPE "asm-printer"
16#include "llvm/MC/MCInst.h"
17#include "X86ATTAsmPrinter.h"
Chris Lattner7b26fce2009-08-22 20:48:53 +000018#include "llvm/MC/MCAsmInfo.h"
Daniel Dunbar73da11e2009-08-31 08:08:38 +000019#include "llvm/MC/MCExpr.h"
Torok Edwin6dd27302009-07-08 18:01:40 +000020#include "llvm/Support/ErrorHandling.h"
David Greenea31f96c2009-07-14 20:18:05 +000021#include "llvm/Support/FormattedStream.h"
Chris Lattnera08186a2009-06-19 00:47:59 +000022using namespace llvm;
23
Chris Lattner8d284c72009-06-19 23:59:57 +000024// Include the auto-generated portion of the assembly writer.
25#define MachineInstr MCInst
26#define NO_ASM_WRITER_BOILERPLATE
27#include "X86GenAsmWriter.inc"
28#undef MachineInstr
29
30void X86ATTAsmPrinter::printSSECC(const MCInst *MI, unsigned Op) {
Chris Lattnera0022a72009-06-20 07:03:18 +000031 switch (MI->getOperand(Op).getImm()) {
Torok Edwinfbcc6632009-07-14 16:55:14 +000032 default: llvm_unreachable("Invalid ssecc argument!");
Chris Lattner46820152009-06-20 00:49:26 +000033 case 0: O << "eq"; break;
34 case 1: O << "lt"; break;
35 case 2: O << "le"; break;
36 case 3: O << "unord"; break;
37 case 4: O << "neq"; break;
38 case 5: O << "nlt"; break;
39 case 6: O << "nle"; break;
40 case 7: O << "ord"; break;
Chris Lattner8d284c72009-06-19 23:59:57 +000041 }
42}
43
44
45void X86ATTAsmPrinter::printPICLabel(const MCInst *MI, unsigned Op) {
Torok Edwinfbcc6632009-07-14 16:55:14 +000046 llvm_unreachable("This is only used for MOVPC32r,"
Torok Edwin6cdb8972009-07-14 12:22:58 +000047 "should lower before asm printing!");
Chris Lattner8d284c72009-06-19 23:59:57 +000048}
49
50
Chris Lattner9c211962009-06-20 19:34:09 +000051/// print_pcrel_imm - This is used to print an immediate value that ends up
52/// being encoded as a pc-relative value. These print slightly differently, for
53/// example, a $ is not emitted.
54void X86ATTAsmPrinter::print_pcrel_imm(const MCInst *MI, unsigned OpNo) {
55 const MCOperand &Op = MI->getOperand(OpNo);
56
57 if (Op.isImm())
58 O << Op.getImm();
Daniel Dunbar73da11e2009-08-31 08:08:38 +000059 else if (Op.isExpr())
Chris Lattnerf4366a32009-09-03 05:46:51 +000060 Op.getExpr()->print(O, MAI);
Chris Lattner9c211962009-06-20 19:34:09 +000061 else if (Op.isMBBLabel())
62 // FIXME: Keep in sync with printBasicBlockLabel. printBasicBlockLabel
63 // should eventually call into this code, not the other way around.
Chris Lattnere9a75a62009-08-22 21:43:10 +000064 O << MAI->getPrivateGlobalPrefix() << "BB" << Op.getMBBLabelFunction()
Chris Lattner9c211962009-06-20 19:34:09 +000065 << '_' << Op.getMBBLabelBlock();
66 else
Torok Edwinfbcc6632009-07-14 16:55:14 +000067 llvm_unreachable("Unknown pcrel immediate operand");
Chris Lattner9c211962009-06-20 19:34:09 +000068}
69
70
Chris Lattner8d284c72009-06-19 23:59:57 +000071void X86ATTAsmPrinter::printOperand(const MCInst *MI, unsigned OpNo,
Chris Lattnerfea81da2009-06-27 04:16:01 +000072 const char *Modifier) {
Chris Lattnera0022a72009-06-20 07:03:18 +000073 assert(Modifier == 0 && "Modifiers should not be used");
Chris Lattner46820152009-06-20 00:49:26 +000074
75 const MCOperand &Op = MI->getOperand(OpNo);
76 if (Op.isReg()) {
77 O << '%';
78 unsigned Reg = Op.getReg();
79#if 0
80 if (Modifier && strncmp(Modifier, "subreg", strlen("subreg")) == 0) {
Owen Anderson53aa7a92009-08-10 22:56:29 +000081 EVT VT = (strcmp(Modifier+6,"64") == 0) ?
82 EVT::i64 : ((strcmp(Modifier+6, "32") == 0) ? EVT::i32 :
83 ((strcmp(Modifier+6,"16") == 0) ? EVT::i16 : EVT::i8));
Chris Lattner46820152009-06-20 00:49:26 +000084 Reg = getX86SubSuperRegister(Reg, VT);
85 }
86#endif
87 O << TRI->getAsmName(Reg);
88 return;
89 } else if (Op.isImm()) {
Chris Lattnere8044242009-06-21 01:48:49 +000090 //if (!Modifier || (strcmp(Modifier, "debug") && strcmp(Modifier, "mem")))
Chris Lattner46820152009-06-20 00:49:26 +000091 O << '$';
92 O << Op.getImm();
93 return;
Daniel Dunbar73da11e2009-08-31 08:08:38 +000094 } else if (Op.isExpr()) {
Daniel Dunbarad8740a2009-08-14 03:42:12 +000095 O << '$';
Chris Lattnerf4366a32009-09-03 05:46:51 +000096 Op.getExpr()->print(O, MAI);
Daniel Dunbarad8740a2009-08-14 03:42:12 +000097 return;
Chris Lattner46820152009-06-20 00:49:26 +000098 }
99
100 O << "<<UNKNOWN OPERAND KIND>>";
Chris Lattner8d284c72009-06-19 23:59:57 +0000101}
102
Chris Lattnera0022a72009-06-20 07:03:18 +0000103void X86ATTAsmPrinter::printLeaMemReference(const MCInst *MI, unsigned Op) {
Chris Lattnera0022a72009-06-20 07:03:18 +0000104
Chris Lattner46820152009-06-20 00:49:26 +0000105 const MCOperand &BaseReg = MI->getOperand(Op);
106 const MCOperand &IndexReg = MI->getOperand(Op+2);
107 const MCOperand &DispSpec = MI->getOperand(Op+3);
108
Chris Lattner46820152009-06-20 00:49:26 +0000109 if (DispSpec.isImm()) {
110 int64_t DispVal = DispSpec.getImm();
111 if (DispVal || (!IndexReg.getReg() && !BaseReg.getReg()))
112 O << DispVal;
Daniel Dunbar73da11e2009-08-31 08:08:38 +0000113 } else if (DispSpec.isExpr()) {
Chris Lattnerf4366a32009-09-03 05:46:51 +0000114 DispSpec.getExpr()->print(O, MAI);
Chris Lattner46820152009-06-20 00:49:26 +0000115 } else {
Torok Edwinfbcc6632009-07-14 16:55:14 +0000116 llvm_unreachable("non-immediate displacement for LEA?");
Chris Lattner46820152009-06-20 00:49:26 +0000117 //assert(DispSpec.isGlobal() || DispSpec.isCPI() ||
118 // DispSpec.isJTI() || DispSpec.isSymbol());
Chris Lattnerfea81da2009-06-27 04:16:01 +0000119 //printOperand(MI, Op+3, "mem");
Chris Lattner46820152009-06-20 00:49:26 +0000120 }
121
122 if (IndexReg.getReg() || BaseReg.getReg()) {
Chris Lattner46820152009-06-20 00:49:26 +0000123 // There are cases where we can end up with ESP/RSP in the indexreg slot.
124 // If this happens, swap the base/index register to support assemblers that
125 // don't work when the index is *SP.
126 // FIXME: REMOVE THIS.
Chris Lattner9fc4db52009-06-20 07:59:10 +0000127 assert(IndexReg.getReg() != X86::ESP && IndexReg.getReg() != X86::RSP);
Chris Lattner46820152009-06-20 00:49:26 +0000128
129 O << '(';
130 if (BaseReg.getReg())
Chris Lattner9fc4db52009-06-20 07:59:10 +0000131 printOperand(MI, Op);
Chris Lattner46820152009-06-20 00:49:26 +0000132
133 if (IndexReg.getReg()) {
134 O << ',';
Chris Lattner9fc4db52009-06-20 07:59:10 +0000135 printOperand(MI, Op+2);
Chris Lattnerb4b5c102009-06-20 08:13:12 +0000136 unsigned ScaleVal = MI->getOperand(Op+1).getImm();
137 if (ScaleVal != 1)
Chris Lattner46820152009-06-20 00:49:26 +0000138 O << ',' << ScaleVal;
139 }
140 O << ')';
141 }
Chris Lattner8d284c72009-06-19 23:59:57 +0000142}
143
Chris Lattnera0022a72009-06-20 07:03:18 +0000144void X86ATTAsmPrinter::printMemReference(const MCInst *MI, unsigned Op) {
Chris Lattner1f8d9682009-06-20 00:50:32 +0000145 const MCOperand &Segment = MI->getOperand(Op+4);
Chris Lattner46820152009-06-20 00:49:26 +0000146 if (Segment.getReg()) {
Chris Lattnera0022a72009-06-20 07:03:18 +0000147 printOperand(MI, Op+4);
Chris Lattner46820152009-06-20 00:49:26 +0000148 O << ':';
149 }
Chris Lattnera0022a72009-06-20 07:03:18 +0000150 printLeaMemReference(MI, Op);
Chris Lattner8d284c72009-06-19 23:59:57 +0000151}