Gitiles
Code Review Sign In
gerrit-public.fairphone.software / toolchain / llvm-project / 2946cd701067404b99c39fb29dc9c74bd7193eb3 / . / llvm / utils / TableGen / X86DisassemblerTables.cpp
blob: db8d623d0e630e4d6ac0c27d1e71fd0f1a7e28b1 [file] [log] [blame]
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1//===- X86DisassemblerTables.cpp - Disassembler tables ----------*- C++ -*-===//
2//
Chandler Carruth2946cd72019-01-19 08:50:56 +0000[diff] [blame^]3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]6//
7//===----------------------------------------------------------------------===//
8//
9// This file is part of the X86 Disassembler Emitter.
10// It contains the implementation of the disassembler tables.
11// Documentation for the disassembler emitter in general can be found in
Hiroshi Inoue2344b762017-07-04 13:09:29 +0000[diff] [blame]12// X86DisassemblerEmitter.h.
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]13//
14//===----------------------------------------------------------------------===//
15
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]16#include "X86DisassemblerTables.h"
Chandler Carruth91d19d82012-12-04 10:37:14 +0000[diff] [blame]17#include "X86DisassemblerShared.h"
Joerg Sonnenbergerc94780c2011-04-04 16:25:38 +0000[diff] [blame]18#include "llvm/ADT/STLExtras.h"
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]19#include "llvm/Support/ErrorHandling.h"
20#include "llvm/Support/Format.h"
Craig Topperb8aec082012-08-01 07:39:18 +0000[diff] [blame]21#include <map>
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]22
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]23using namespace llvm;
24using namespace X86Disassembler;
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]25
Elena Demikhovskyde3f7512014-01-01 15:12:34 +0000[diff] [blame]26/// stringForContext - Returns a string containing the name of a particular
27/// InstructionContext, usually for diagnostic purposes.
28///
29/// @param insnContext - The instruction class to transform to a string.
30/// @return - A statically-allocated string constant that contains the
31/// name of the instruction class.
32static inline const char* stringForContext(InstructionContext insnContext) {
33 switch (insnContext) {
34 default:
35 llvm_unreachable("Unhandled instruction class");
36#define ENUM_ENTRY(n, r, d) case n: return #n; break;
37#define ENUM_ENTRY_K_B(n, r, d) ENUM_ENTRY(n, r, d) ENUM_ENTRY(n##_K_B, r, d)\
38 ENUM_ENTRY(n##_KZ, r, d) ENUM_ENTRY(n##_K, r, d) ENUM_ENTRY(n##_B, r, d)\
39 ENUM_ENTRY(n##_KZ_B, r, d)
40 INSTRUCTION_CONTEXTS
41#undef ENUM_ENTRY
42#undef ENUM_ENTRY_K_B
43 }
44}
45
46/// stringForOperandType - Like stringForContext, but for OperandTypes.
47static inline const char* stringForOperandType(OperandType type) {
48 switch (type) {
49 default:
50 llvm_unreachable("Unhandled type");
51#define ENUM_ENTRY(i, d) case i: return #i;
52 TYPES
53#undef ENUM_ENTRY
54 }
55}
56
57/// stringForOperandEncoding - like stringForContext, but for
58/// OperandEncodings.
59static inline const char* stringForOperandEncoding(OperandEncoding encoding) {
60 switch (encoding) {
61 default:
62 llvm_unreachable("Unhandled encoding");
63#define ENUM_ENTRY(i, d) case i: return #i;
64 ENCODINGS
65#undef ENUM_ENTRY
66 }
67}
68
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]69/// inheritsFrom - Indicates whether all instructions in one class also belong
70/// to another class.
71///
72/// @param child - The class that may be the subset
73/// @param parent - The class that may be the superset
74/// @return - True if child is a subset of parent, false otherwise.
75static inline bool inheritsFrom(InstructionContext child,
Craig Toppere06cc6d2017-10-23 16:49:26 +0000[diff] [blame]76 InstructionContext parent, bool noPrefix = true,
Craig Toppere9751272017-10-22 06:18:26 +0000[diff] [blame]77 bool VEX_LIG = false, bool VEX_WIG = false,
78 bool AdSize64 = false) {
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]79 if (child == parent)
80 return true;
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]81
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]82 switch (parent) {
83 case IC:
Craig Topper055845f2015-01-02 07:02:25 +0000[diff] [blame]84 return(inheritsFrom(child, IC_64BIT, AdSize64) ||
Craig Toppere06cc6d2017-10-23 16:49:26 +0000[diff] [blame]85 (noPrefix && inheritsFrom(child, IC_OPSIZE, noPrefix)) ||
Craig Topper6491c802012-02-27 01:54:29 +0000[diff] [blame]86 inheritsFrom(child, IC_ADSIZE) ||
Craig Toppere06cc6d2017-10-23 16:49:26 +0000[diff] [blame]87 (noPrefix && inheritsFrom(child, IC_XD, noPrefix)) ||
88 (noPrefix && inheritsFrom(child, IC_XS, noPrefix)));
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]89 case IC_64BIT:
90 return(inheritsFrom(child, IC_64BIT_REXW) ||
Craig Toppere06cc6d2017-10-23 16:49:26 +0000[diff] [blame]91 (noPrefix && inheritsFrom(child, IC_64BIT_OPSIZE, noPrefix)) ||
Craig Topper055845f2015-01-02 07:02:25 +0000[diff] [blame]92 (!AdSize64 && inheritsFrom(child, IC_64BIT_ADSIZE)) ||
Craig Toppere06cc6d2017-10-23 16:49:26 +0000[diff] [blame]93 (noPrefix && inheritsFrom(child, IC_64BIT_XD, noPrefix)) ||
94 (noPrefix && inheritsFrom(child, IC_64BIT_XS, noPrefix)));
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]95 case IC_OPSIZE:
Craig Topper99bcab72014-12-31 07:07:31 +0000[diff] [blame]96 return inheritsFrom(child, IC_64BIT_OPSIZE) ||
97 inheritsFrom(child, IC_OPSIZE_ADSIZE);
Craig Topper6491c802012-02-27 01:54:29 +0000[diff] [blame]98 case IC_ADSIZE:
Craig Toppere06cc6d2017-10-23 16:49:26 +0000[diff] [blame]99 return (noPrefix && inheritsFrom(child, IC_OPSIZE_ADSIZE, noPrefix));
Craig Topper99bcab72014-12-31 07:07:31 +0000[diff] [blame]100 case IC_OPSIZE_ADSIZE:
101 return false;
Craig Topper6491c802012-02-27 01:54:29 +0000[diff] [blame]102 case IC_64BIT_ADSIZE:
Craig Toppere06cc6d2017-10-23 16:49:26 +0000[diff] [blame]103 return (noPrefix && inheritsFrom(child, IC_64BIT_OPSIZE_ADSIZE, noPrefix));
Craig Topper99bcab72014-12-31 07:07:31 +0000[diff] [blame]104 case IC_64BIT_OPSIZE_ADSIZE:
Craig Topper6491c802012-02-27 01:54:29 +0000[diff] [blame]105 return false;
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]106 case IC_XD:
Craig Topper94ce5352011-09-02 04:17:54 +0000[diff] [blame]107 return inheritsFrom(child, IC_64BIT_XD);
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]108 case IC_XS:
Craig Topper94ce5352011-09-02 04:17:54 +0000[diff] [blame]109 return inheritsFrom(child, IC_64BIT_XS);
Craig Topper88cb33e2011-10-01 19:54:56 +0000[diff] [blame]110 case IC_XD_OPSIZE:
111 return inheritsFrom(child, IC_64BIT_XD_OPSIZE);
Craig Toppera6978522011-10-11 04:34:23 +0000[diff] [blame]112 case IC_XS_OPSIZE:
113 return inheritsFrom(child, IC_64BIT_XS_OPSIZE);
Craig Topper665f7442018-04-05 18:20:14 +0000[diff] [blame]114 case IC_XD_ADSIZE:
115 return inheritsFrom(child, IC_64BIT_XD_ADSIZE);
116 case IC_XS_ADSIZE:
117 return inheritsFrom(child, IC_64BIT_XS_ADSIZE);
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]118 case IC_64BIT_REXW:
Craig Toppere06cc6d2017-10-23 16:49:26 +0000[diff] [blame]119 return((noPrefix && inheritsFrom(child, IC_64BIT_REXW_XS, noPrefix)) ||
120 (noPrefix && inheritsFrom(child, IC_64BIT_REXW_XD, noPrefix)) ||
121 (noPrefix && inheritsFrom(child, IC_64BIT_REXW_OPSIZE, noPrefix)) ||
Craig Topperae8e1b32015-01-03 00:00:20 +0000[diff] [blame]122 (!AdSize64 && inheritsFrom(child, IC_64BIT_REXW_ADSIZE)));
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]123 case IC_64BIT_OPSIZE:
Craig Topper99bcab72014-12-31 07:07:31 +0000[diff] [blame]124 return inheritsFrom(child, IC_64BIT_REXW_OPSIZE) ||
Craig Topperae8e1b32015-01-03 00:00:20 +0000[diff] [blame]125 (!AdSize64 && inheritsFrom(child, IC_64BIT_OPSIZE_ADSIZE)) ||
126 (!AdSize64 && inheritsFrom(child, IC_64BIT_REXW_ADSIZE));
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]127 case IC_64BIT_XD:
Craig Topper665f7442018-04-05 18:20:14 +0000[diff] [blame]128 return(inheritsFrom(child, IC_64BIT_REXW_XD) ||
129 (!AdSize64 && inheritsFrom(child, IC_64BIT_XD_ADSIZE)));
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]130 case IC_64BIT_XS:
Craig Topper665f7442018-04-05 18:20:14 +0000[diff] [blame]131 return(inheritsFrom(child, IC_64BIT_REXW_XS) ||
132 (!AdSize64 && inheritsFrom(child, IC_64BIT_XS_ADSIZE)));
Craig Topper88cb33e2011-10-01 19:54:56 +0000[diff] [blame]133 case IC_64BIT_XD_OPSIZE:
Craig Toppera6978522011-10-11 04:34:23 +0000[diff] [blame]134 case IC_64BIT_XS_OPSIZE:
Craig Topper88cb33e2011-10-01 19:54:56 +0000[diff] [blame]135 return false;
Craig Topper665f7442018-04-05 18:20:14 +0000[diff] [blame]136 case IC_64BIT_XD_ADSIZE:
137 case IC_64BIT_XS_ADSIZE:
138 return false;
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]139 case IC_64BIT_REXW_XD:
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]140 case IC_64BIT_REXW_XS:
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]141 case IC_64BIT_REXW_OPSIZE:
Craig Topperae8e1b32015-01-03 00:00:20 +0000[diff] [blame]142 case IC_64BIT_REXW_ADSIZE:
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]143 return false;
Sean Callananc3fd5232011-03-15 01:23:15 +0000[diff] [blame]144 case IC_VEX:
Craig Toppere9751272017-10-22 06:18:26 +0000[diff] [blame]145 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_VEX_L_W)) ||
146 (VEX_WIG && inheritsFrom(child, IC_VEX_W)) ||
Craig Topperf18c8962011-10-04 06:30:42 +0000[diff] [blame]147 (VEX_LIG && inheritsFrom(child, IC_VEX_L));
Sean Callananc3fd5232011-03-15 01:23:15 +0000[diff] [blame]148 case IC_VEX_XS:
Craig Toppere9751272017-10-22 06:18:26 +0000[diff] [blame]149 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_VEX_L_W_XS)) ||
150 (VEX_WIG && inheritsFrom(child, IC_VEX_W_XS)) ||
Craig Topperf18c8962011-10-04 06:30:42 +0000[diff] [blame]151 (VEX_LIG && inheritsFrom(child, IC_VEX_L_XS));
Sean Callananc3fd5232011-03-15 01:23:15 +0000[diff] [blame]152 case IC_VEX_XD:
Craig Toppere9751272017-10-22 06:18:26 +0000[diff] [blame]153 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_VEX_L_W_XD)) ||
154 (VEX_WIG && inheritsFrom(child, IC_VEX_W_XD)) ||
Craig Topperf18c8962011-10-04 06:30:42 +0000[diff] [blame]155 (VEX_LIG && inheritsFrom(child, IC_VEX_L_XD));
Craig Topper94ce5352011-09-02 04:17:54 +0000[diff] [blame]156 case IC_VEX_OPSIZE:
Craig Toppere9751272017-10-22 06:18:26 +0000[diff] [blame]157 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_VEX_L_W_OPSIZE)) ||
158 (VEX_WIG && inheritsFrom(child, IC_VEX_W_OPSIZE)) ||
Craig Topperf18c8962011-10-04 06:30:42 +0000[diff] [blame]159 (VEX_LIG && inheritsFrom(child, IC_VEX_L_OPSIZE));
Sean Callananc3fd5232011-03-15 01:23:15 +0000[diff] [blame]160 case IC_VEX_W:
Craig Toppered59dd32013-09-30 02:46:36 +0000[diff] [blame]161 return VEX_LIG && inheritsFrom(child, IC_VEX_L_W);
Sean Callananc3fd5232011-03-15 01:23:15 +0000[diff] [blame]162 case IC_VEX_W_XS:
Craig Toppered59dd32013-09-30 02:46:36 +0000[diff] [blame]163 return VEX_LIG && inheritsFrom(child, IC_VEX_L_W_XS);
Sean Callananc3fd5232011-03-15 01:23:15 +0000[diff] [blame]164 case IC_VEX_W_XD:
Craig Toppered59dd32013-09-30 02:46:36 +0000[diff] [blame]165 return VEX_LIG && inheritsFrom(child, IC_VEX_L_W_XD);
Craig Topper94ce5352011-09-02 04:17:54 +0000[diff] [blame]166 case IC_VEX_W_OPSIZE:
Craig Toppered59dd32013-09-30 02:46:36 +0000[diff] [blame]167 return VEX_LIG && inheritsFrom(child, IC_VEX_L_W_OPSIZE);
Craig Topper94ce5352011-09-02 04:17:54 +0000[diff] [blame]168 case IC_VEX_L:
Craig Toppere9751272017-10-22 06:18:26 +0000[diff] [blame]169 return VEX_WIG && inheritsFrom(child, IC_VEX_L_W);
Craig Topper94ce5352011-09-02 04:17:54 +0000[diff] [blame]170 case IC_VEX_L_XS:
Craig Toppere9751272017-10-22 06:18:26 +0000[diff] [blame]171 return VEX_WIG && inheritsFrom(child, IC_VEX_L_W_XS);
Craig Topper94ce5352011-09-02 04:17:54 +0000[diff] [blame]172 case IC_VEX_L_XD:
Craig Toppere9751272017-10-22 06:18:26 +0000[diff] [blame]173 return VEX_WIG && inheritsFrom(child, IC_VEX_L_W_XD);
Craig Topper94ce5352011-09-02 04:17:54 +0000[diff] [blame]174 case IC_VEX_L_OPSIZE:
Craig Toppere9751272017-10-22 06:18:26 +0000[diff] [blame]175 return VEX_WIG && inheritsFrom(child, IC_VEX_L_W_OPSIZE);
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]176 case IC_VEX_L_W:
177 case IC_VEX_L_W_XS:
178 case IC_VEX_L_W_XD:
Craig Topperf01f1b52011-11-06 23:04:08 +0000[diff] [blame]179 case IC_VEX_L_W_OPSIZE:
Craig Topper94ce5352011-09-02 04:17:54 +0000[diff] [blame]180 return false;
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]181 case IC_EVEX:
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]182 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W)) ||
183 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W)) ||
184 (VEX_WIG && inheritsFrom(child, IC_EVEX_W)) ||
185 (VEX_LIG && inheritsFrom(child, IC_EVEX_L)) ||
186 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2));
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]187 case IC_EVEX_XS:
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]188 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS)) ||
189 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS)) ||
190 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS)) ||
191 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS)) ||
192 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS));
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]193 case IC_EVEX_XD:
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]194 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD)) ||
195 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD)) ||
196 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD)) ||
197 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD)) ||
198 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD));
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]199 case IC_EVEX_OPSIZE:
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]200 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE)) ||
201 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE)) ||
202 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE)) ||
203 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE)) ||
204 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE));
205 case IC_EVEX_K:
206 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_K)) ||
207 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_K)) ||
208 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_K)) ||
209 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_K)) ||
210 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_K));
211 case IC_EVEX_XS_K:
212 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_K)) ||
213 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K)) ||
214 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_K)) ||
215 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_K)) ||
216 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_K));
217 case IC_EVEX_XD_K:
218 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_K)) ||
219 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K)) ||
220 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_K)) ||
221 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_K)) ||
222 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_K));
223 case IC_EVEX_OPSIZE_K:
224 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K)) ||
225 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K)) ||
226 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_K)) ||
227 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_K)) ||
228 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_K));
229 case IC_EVEX_KZ:
230 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_KZ)) ||
231 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_KZ)) ||
232 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_KZ)) ||
233 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_KZ)) ||
234 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_KZ));
235 case IC_EVEX_XS_KZ:
236 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ)) ||
237 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ)) ||
238 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_KZ)) ||
239 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_KZ)) ||
240 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_KZ));
241 case IC_EVEX_XD_KZ:
242 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ)) ||
243 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ)) ||
244 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_KZ)) ||
245 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_KZ)) ||
246 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_KZ));
247 case IC_EVEX_OPSIZE_KZ:
248 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ)) ||
249 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ)) ||
250 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_KZ)) ||
251 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_KZ)) ||
252 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_KZ));
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]253 case IC_EVEX_W:
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]254 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W)) ||
255 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W));
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]256 case IC_EVEX_W_XS:
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]257 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS)) ||
258 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS));
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]259 case IC_EVEX_W_XD:
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]260 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD)) ||
261 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD));
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]262 case IC_EVEX_W_OPSIZE:
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]263 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE)) ||
264 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE));
265 case IC_EVEX_W_K:
266 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_K)) ||
267 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_K));
268 case IC_EVEX_W_XS_K:
269 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_K)) ||
270 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K));
271 case IC_EVEX_W_XD_K:
272 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_K)) ||
273 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K));
274 case IC_EVEX_W_OPSIZE_K:
275 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K)) ||
276 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K));
277 case IC_EVEX_W_KZ:
278 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_KZ)) ||
279 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_KZ));
280 case IC_EVEX_W_XS_KZ:
281 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ)) ||
282 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ));
283 case IC_EVEX_W_XD_KZ:
284 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ)) ||
285 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ));
286 case IC_EVEX_W_OPSIZE_KZ:
287 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ)) ||
288 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ));
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]289 case IC_EVEX_L:
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]290 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W);
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]291 case IC_EVEX_L_XS:
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]292 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS);
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]293 case IC_EVEX_L_XD:
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]294 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD);
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]295 case IC_EVEX_L_OPSIZE:
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]296 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE);
297 case IC_EVEX_L_K:
298 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_K);
299 case IC_EVEX_L_XS_K:
300 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_K);
301 case IC_EVEX_L_XD_K:
302 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_K);
303 case IC_EVEX_L_OPSIZE_K:
304 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K);
305 case IC_EVEX_L_KZ:
306 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_KZ);
307 case IC_EVEX_L_XS_KZ:
308 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ);
309 case IC_EVEX_L_XD_KZ:
310 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ);
311 case IC_EVEX_L_OPSIZE_KZ:
312 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ);
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]313 case IC_EVEX_L_W:
314 case IC_EVEX_L_W_XS:
315 case IC_EVEX_L_W_XD:
316 case IC_EVEX_L_W_OPSIZE:
317 return false;
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]318 case IC_EVEX_L_W_K:
319 case IC_EVEX_L_W_XS_K:
320 case IC_EVEX_L_W_XD_K:
321 case IC_EVEX_L_W_OPSIZE_K:
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]322 return false;
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]323 case IC_EVEX_L_W_KZ:
324 case IC_EVEX_L_W_XS_KZ:
325 case IC_EVEX_L_W_XD_KZ:
326 case IC_EVEX_L_W_OPSIZE_KZ:
327 return false;
328 case IC_EVEX_L2:
329 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W);
330 case IC_EVEX_L2_XS:
331 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS);
332 case IC_EVEX_L2_XD:
333 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD);
334 case IC_EVEX_L2_OPSIZE:
335 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE);
336 case IC_EVEX_L2_K:
337 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_K);
338 case IC_EVEX_L2_XS_K:
339 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K);
340 case IC_EVEX_L2_XD_K:
341 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K);
342 case IC_EVEX_L2_OPSIZE_K:
343 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K);
344 case IC_EVEX_L2_KZ:
345 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_KZ);
346 case IC_EVEX_L2_XS_KZ:
347 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ);
348 case IC_EVEX_L2_XD_KZ:
349 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ);
350 case IC_EVEX_L2_OPSIZE_KZ:
351 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ);
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]352 case IC_EVEX_L2_W:
353 case IC_EVEX_L2_W_XS:
354 case IC_EVEX_L2_W_XD:
355 case IC_EVEX_L2_W_OPSIZE:
356 return false;
Craig Topperdac20262017-10-22 17:22:29 +0000[diff] [blame]357 case IC_EVEX_L2_W_K:
358 case IC_EVEX_L2_W_XS_K:
359 case IC_EVEX_L2_W_XD_K:
360 case IC_EVEX_L2_W_OPSIZE_K:
361 return false;
362 case IC_EVEX_L2_W_KZ:
363 case IC_EVEX_L2_W_XS_KZ:
364 case IC_EVEX_L2_W_XD_KZ:
365 case IC_EVEX_L2_W_OPSIZE_KZ:
366 return false;
367 case IC_EVEX_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]368 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_B)) ||
369 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_B)) ||
370 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_B)) ||
371 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_B)) ||
372 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_B));
Elena Demikhovsky02ffd262015-03-01 07:44:04 +0000[diff] [blame]373 case IC_EVEX_XS_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]374 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_B)) ||
375 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_B)) ||
376 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_B)) ||
377 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_B)) ||
378 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_B));
Elena Demikhovsky02ffd262015-03-01 07:44:04 +0000[diff] [blame]379 case IC_EVEX_XD_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]380 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_B)) ||
381 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_B)) ||
382 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_B)) ||
383 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_B)) ||
384 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_B));
Elena Demikhovskyb19c9dc2014-01-13 12:55:03 +0000[diff] [blame]385 case IC_EVEX_OPSIZE_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]386 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_B)) ||
387 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_B)) ||
388 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_B)) ||
389 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_B)) ||
390 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_B));
391 case IC_EVEX_K_B:
392 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_K_B)) ||
393 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_K_B)) ||
394 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_K_B)) ||
395 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_K_B)) ||
396 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_K_B));
397 case IC_EVEX_XS_K_B:
398 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_K_B)) ||
399 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K_B)) ||
400 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_K_B)) ||
401 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_K_B)) ||
402 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_K_B));
403 case IC_EVEX_XD_K_B:
404 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_K_B)) ||
405 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K_B)) ||
406 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_K_B)) ||
407 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_K_B)) ||
408 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_K_B));
Robert Khasanov2ea081d2014-08-25 14:49:34 +0000[diff] [blame]409 case IC_EVEX_OPSIZE_K_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]410 return (VEX_LIG && VEX_WIG &&
411 inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K_B)) ||
412 (VEX_LIG && VEX_WIG &&
413 inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K_B)) ||
414 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_K_B)) ||
415 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_K_B)) ||
416 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_K_B));
417 case IC_EVEX_KZ_B:
418 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_KZ_B)) ||
419 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_KZ_B)) ||
420 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_KZ_B)) ||
421 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_KZ_B)) ||
422 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_KZ_B));
423 case IC_EVEX_XS_KZ_B:
424 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ_B)) ||
425 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ_B)) ||
426 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XS_KZ_B)) ||
427 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XS_KZ_B)) ||
428 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XS_KZ_B));
429 case IC_EVEX_XD_KZ_B:
430 return (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ_B)) ||
431 (VEX_LIG && VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ_B)) ||
432 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_XD_KZ_B)) ||
433 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_XD_KZ_B)) ||
434 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_XD_KZ_B));
Robert Khasanovd5b14f72014-10-09 08:38:48 +0000[diff] [blame]435 case IC_EVEX_OPSIZE_KZ_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]436 return (VEX_LIG && VEX_WIG &&
437 inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ_B)) ||
438 (VEX_LIG && VEX_WIG &&
439 inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ_B)) ||
440 (VEX_WIG && inheritsFrom(child, IC_EVEX_W_OPSIZE_KZ_B)) ||
441 (VEX_LIG && inheritsFrom(child, IC_EVEX_L_OPSIZE_KZ_B)) ||
442 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_OPSIZE_KZ_B));
Elena Demikhovsky0f370932015-07-13 13:26:20 +0000[diff] [blame]443 case IC_EVEX_W_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]444 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_B)) ||
445 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_B));
Elena Demikhovsky02ffd262015-03-01 07:44:04 +0000[diff] [blame]446 case IC_EVEX_W_XS_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]447 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_B)) ||
448 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_B));
Elena Demikhovsky02ffd262015-03-01 07:44:04 +0000[diff] [blame]449 case IC_EVEX_W_XD_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]450 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_B)) ||
451 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_B));
452 case IC_EVEX_W_OPSIZE_B:
453 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_B)) ||
454 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_B));
455 case IC_EVEX_W_K_B:
456 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_K_B)) ||
457 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_K_B));
Elena Demikhovsky02ffd262015-03-01 07:44:04 +0000[diff] [blame]458 case IC_EVEX_W_XS_K_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]459 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_K_B)) ||
460 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K_B));
Elena Demikhovsky02ffd262015-03-01 07:44:04 +0000[diff] [blame]461 case IC_EVEX_W_XD_K_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]462 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_K_B)) ||
463 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K_B));
464 case IC_EVEX_W_OPSIZE_K_B:
465 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K_B)) ||
466 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K_B));
467 case IC_EVEX_W_KZ_B:
468 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_KZ_B)) ||
469 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_KZ_B));
Elena Demikhovsky02ffd262015-03-01 07:44:04 +0000[diff] [blame]470 case IC_EVEX_W_XS_KZ_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]471 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ_B)) ||
472 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ_B));
Elena Demikhovsky02ffd262015-03-01 07:44:04 +0000[diff] [blame]473 case IC_EVEX_W_XD_KZ_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]474 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ_B)) ||
475 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ_B));
Robert Khasanovd5b14f72014-10-09 08:38:48 +0000[diff] [blame]476 case IC_EVEX_W_OPSIZE_KZ_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]477 return (VEX_LIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ_B)) ||
478 (VEX_LIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ_B));
479 case IC_EVEX_L_B:
480 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_B);
Elena Demikhovsky431b81e2015-04-21 13:13:46 +0000[diff] [blame]481 case IC_EVEX_L_XS_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]482 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_B);
483 case IC_EVEX_L_XD_B:
484 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_B);
485 case IC_EVEX_L_OPSIZE_B:
486 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_B);
487 case IC_EVEX_L_K_B:
488 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_K_B);
Elena Demikhovsky431b81e2015-04-21 13:13:46 +0000[diff] [blame]489 case IC_EVEX_L_XS_K_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]490 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_K_B);
491 case IC_EVEX_L_XD_K_B:
492 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_K_B);
493 case IC_EVEX_L_OPSIZE_K_B:
494 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_K_B);
495 case IC_EVEX_L_KZ_B:
496 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_KZ_B);
Elena Demikhovsky0f370932015-07-13 13:26:20 +0000[diff] [blame]497 case IC_EVEX_L_XS_KZ_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]498 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XS_KZ_B);
Elena Demikhovsky0f370932015-07-13 13:26:20 +0000[diff] [blame]499 case IC_EVEX_L_XD_KZ_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]500 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_XD_KZ_B);
Robert Khasanovd5b14f72014-10-09 08:38:48 +0000[diff] [blame]501 case IC_EVEX_L_OPSIZE_KZ_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]502 return VEX_WIG && inheritsFrom(child, IC_EVEX_L_W_OPSIZE_KZ_B);
Elena Demikhovsky0f370932015-07-13 13:26:20 +0000[diff] [blame]503 case IC_EVEX_L_W_B:
Elena Demikhovsky431b81e2015-04-21 13:13:46 +0000[diff] [blame]504 case IC_EVEX_L_W_XS_B:
Elena Demikhovsky0f370932015-07-13 13:26:20 +0000[diff] [blame]505 case IC_EVEX_L_W_XD_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]506 case IC_EVEX_L_W_OPSIZE_B:
507 return false;
508 case IC_EVEX_L_W_K_B:
509 case IC_EVEX_L_W_XS_K_B:
Elena Demikhovsky0f370932015-07-13 13:26:20 +0000[diff] [blame]510 case IC_EVEX_L_W_XD_K_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]511 case IC_EVEX_L_W_OPSIZE_K_B:
512 return false;
513 case IC_EVEX_L_W_KZ_B:
514 case IC_EVEX_L_W_XS_KZ_B:
Elena Demikhovsky0f370932015-07-13 13:26:20 +0000[diff] [blame]515 case IC_EVEX_L_W_XD_KZ_B:
Robert Khasanovd5b14f72014-10-09 08:38:48 +0000[diff] [blame]516 case IC_EVEX_L_W_OPSIZE_KZ_B:
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]517 return false;
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]518 case IC_EVEX_L2_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]519 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_B);
Elena Demikhovskyde3f7512014-01-01 15:12:34 +0000[diff] [blame]520 case IC_EVEX_L2_XS_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]521 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_B);
Elena Demikhovskyde3f7512014-01-01 15:12:34 +0000[diff] [blame]522 case IC_EVEX_L2_XD_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]523 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_B);
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]524 case IC_EVEX_L2_OPSIZE_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]525 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_B);
526 case IC_EVEX_L2_K_B:
527 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_K_B);
528 case IC_EVEX_L2_XS_K_B:
529 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_K_B);
530 case IC_EVEX_L2_XD_K_B:
531 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_K_B);
Elena Demikhovskydacddb02013-11-03 13:46:31 +0000[diff] [blame]532 case IC_EVEX_L2_OPSIZE_K_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]533 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_K_B);
534 case IC_EVEX_L2_KZ_B:
535 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_KZ_B);
Elena Demikhovsky0f370932015-07-13 13:26:20 +0000[diff] [blame]536 case IC_EVEX_L2_XS_KZ_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]537 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XS_KZ_B);
Elena Demikhovsky0f370932015-07-13 13:26:20 +0000[diff] [blame]538 case IC_EVEX_L2_XD_KZ_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]539 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_XD_KZ_B);
Elena Demikhovskydacddb02013-11-03 13:46:31 +0000[diff] [blame]540 case IC_EVEX_L2_OPSIZE_KZ_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]541 return VEX_WIG && inheritsFrom(child, IC_EVEX_L2_W_OPSIZE_KZ_B);
Elena Demikhovskydacddb02013-11-03 13:46:31 +0000[diff] [blame]542 case IC_EVEX_L2_W_B:
Elena Demikhovsky431b81e2015-04-21 13:13:46 +0000[diff] [blame]543 case IC_EVEX_L2_W_XS_B:
Elena Demikhovskyde3f7512014-01-01 15:12:34 +0000[diff] [blame]544 case IC_EVEX_L2_W_XD_B:
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]545 case IC_EVEX_L2_W_OPSIZE_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]546 return false;
547 case IC_EVEX_L2_W_K_B:
548 case IC_EVEX_L2_W_XS_K_B:
Elena Demikhovsky0f370932015-07-13 13:26:20 +0000[diff] [blame]549 case IC_EVEX_L2_W_XD_K_B:
Craig Topper326008c2017-10-23 02:26:24 +0000[diff] [blame]550 case IC_EVEX_L2_W_OPSIZE_K_B:
551 return false;
552 case IC_EVEX_L2_W_KZ_B:
553 case IC_EVEX_L2_W_XS_KZ_B:
Elena Demikhovsky0f370932015-07-13 13:26:20 +0000[diff] [blame]554 case IC_EVEX_L2_W_XD_KZ_B:
Elena Demikhovskydacddb02013-11-03 13:46:31 +0000[diff] [blame]555 case IC_EVEX_L2_W_OPSIZE_KZ_B:
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]556 return false;
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]557 default:
Elena Demikhovskyde3f7512014-01-01 15:12:34 +0000[diff] [blame]558 errs() << "Unknown instruction class: " <<
559 stringForContext((InstructionContext)parent) << "\n";
Craig Topper94ce5352011-09-02 04:17:54 +0000[diff] [blame]560 llvm_unreachable("Unknown instruction class");
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]561 }
562}
563
564/// outranks - Indicates whether, if an instruction has two different applicable
565/// classes, which class should be preferred when performing decode. This
566/// imposes a total ordering (ties are resolved toward "lower")
567///
568/// @param upper - The class that may be preferable
569/// @param lower - The class that may be less preferable
570/// @return - True if upper is to be preferred, false otherwise.
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]571static inline bool outranks(InstructionContext upper,
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]572 InstructionContext lower) {
573 assert(upper < IC_max);
574 assert(lower < IC_max);
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]575
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]576#define ENUM_ENTRY(n, r, d) r,
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]577#define ENUM_ENTRY_K_B(n, r, d) ENUM_ENTRY(n, r, d) \
Elena Demikhovskydacddb02013-11-03 13:46:31 +0000[diff] [blame]578 ENUM_ENTRY(n##_K_B, r, d) ENUM_ENTRY(n##_KZ_B, r, d) \
579 ENUM_ENTRY(n##_KZ, r, d) ENUM_ENTRY(n##_K, r, d) ENUM_ENTRY(n##_B, r, d)
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]580 static int ranks[IC_max] = {
581 INSTRUCTION_CONTEXTS
582 };
583#undef ENUM_ENTRY
Elena Demikhovsky003e7d72013-07-28 08:28:38 +0000[diff] [blame]584#undef ENUM_ENTRY_K_B
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]585
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]586 return (ranks[upper] > ranks[lower]);
587}
588
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]589/// getDecisionType - Determines whether a ModRM decision with 255 entries can
590/// be compacted by eliminating redundant information.
591///
592/// @param decision - The decision to be compacted.
593/// @return - The compactest available representation for the decision.
Craig Topperb61024c2012-07-31 05:42:02 +0000[diff] [blame]594static ModRMDecisionType getDecisionType(ModRMDecision &decision) {
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]595 bool satisfiesOneEntry = true;
596 bool satisfiesSplitRM = true;
Craig Toppera0cd9702012-02-09 08:58:07 +0000[diff] [blame]597 bool satisfiesSplitReg = true;
Craig Topper963305b2012-09-13 05:45:42 +0000[diff] [blame]598 bool satisfiesSplitMisc = true;
Craig Toppera0cd9702012-02-09 08:58:07 +0000[diff] [blame]599
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]600 for (unsigned index = 0; index < 256; ++index) {
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]601 if (decision.instructionIDs[index] != decision.instructionIDs[0])
602 satisfiesOneEntry = false;
Craig Toppera0cd9702012-02-09 08:58:07 +0000[diff] [blame]603
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]604 if (((index & 0xc0) == 0xc0) &&
605 (decision.instructionIDs[index] != decision.instructionIDs[0xc0]))
606 satisfiesSplitRM = false;
Craig Toppera0cd9702012-02-09 08:58:07 +0000[diff] [blame]607
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]608 if (((index & 0xc0) != 0xc0) &&
609 (decision.instructionIDs[index] != decision.instructionIDs[0x00]))
610 satisfiesSplitRM = false;
Craig Toppera0cd9702012-02-09 08:58:07 +0000[diff] [blame]611
612 if (((index & 0xc0) == 0xc0) &&
613 (decision.instructionIDs[index] != decision.instructionIDs[index&0xf8]))
614 satisfiesSplitReg = false;
615
616 if (((index & 0xc0) != 0xc0) &&
617 (decision.instructionIDs[index] != decision.instructionIDs[index&0x38]))
Craig Topper963305b2012-09-13 05:45:42 +0000[diff] [blame]618 satisfiesSplitMisc = false;
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]619 }
Craig Toppera0cd9702012-02-09 08:58:07 +0000[diff] [blame]620
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]621 if (satisfiesOneEntry)
622 return MODRM_ONEENTRY;
Craig Toppera0cd9702012-02-09 08:58:07 +0000[diff] [blame]623
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]624 if (satisfiesSplitRM)
625 return MODRM_SPLITRM;
Craig Toppera0cd9702012-02-09 08:58:07 +0000[diff] [blame]626
Craig Topper963305b2012-09-13 05:45:42 +0000[diff] [blame]627 if (satisfiesSplitReg && satisfiesSplitMisc)
Craig Toppera0cd9702012-02-09 08:58:07 +0000[diff] [blame]628 return MODRM_SPLITREG;
629
Craig Topper963305b2012-09-13 05:45:42 +0000[diff] [blame]630 if (satisfiesSplitMisc)
631 return MODRM_SPLITMISC;
632
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]633 return MODRM_FULL;
634}
635
636/// stringForDecisionType - Returns a statically-allocated string corresponding
637/// to a particular decision type.
638///
639/// @param dt - The decision type.
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]640/// @return - A pointer to the statically-allocated string (e.g.,
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]641/// "MODRM_ONEENTRY" for MODRM_ONEENTRY).
Craig Topperb61024c2012-07-31 05:42:02 +0000[diff] [blame]642static const char* stringForDecisionType(ModRMDecisionType dt) {
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]643#define ENUM_ENTRY(n) case n: return #n;
644 switch (dt) {
645 default:
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]646 llvm_unreachable("Unknown decision type");
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]647 MODRMTYPES
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]648 };
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]649#undef ENUM_ENTRY
650}
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]651
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]652DisassemblerTables::DisassemblerTables() {
Craig Topperc0e18802018-03-24 07:15:47 +0000[diff] [blame]653 for (unsigned i = 0; i < array_lengthof(Tables); i++)
654 Tables[i] = llvm::make_unique<ContextDecision>();
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]655
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]656 HasConflicts = false;
657}
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]658
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]659DisassemblerTables::~DisassemblerTables() {
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]660}
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]661
Craig Topperb61024c2012-07-31 05:42:02 +0000[diff] [blame]662void DisassemblerTables::emitModRMDecision(raw_ostream &o1, raw_ostream &o2,
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]663 unsigned &i1, unsigned &i2,
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]664 unsigned &ModRMTableNum,
Craig Topperb61024c2012-07-31 05:42:02 +0000[diff] [blame]665 ModRMDecision &decision) const {
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]666 static uint32_t sTableNumber = 0;
667 static uint32_t sEntryNumber = 1;
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]668 ModRMDecisionType dt = getDecisionType(decision);
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]669
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]670 if (dt == MODRM_ONEENTRY && decision.instructionIDs[0] == 0)
671 {
672 o2.indent(i2) << "{ /* ModRMDecision */" << "\n";
673 i2++;
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]674
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]675 o2.indent(i2) << stringForDecisionType(dt) << "," << "\n";
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]676 o2.indent(i2) << 0 << " /* EmptyTable */\n";
677
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]678 i2--;
679 o2.indent(i2) << "}";
680 return;
681 }
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]682
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]683 std::vector<unsigned> ModRMDecision;
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]684
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]685 switch (dt) {
686 default:
687 llvm_unreachable("Unknown decision type");
688 case MODRM_ONEENTRY:
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]689 ModRMDecision.push_back(decision.instructionIDs[0]);
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]690 break;
691 case MODRM_SPLITRM:
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]692 ModRMDecision.push_back(decision.instructionIDs[0x00]);
693 ModRMDecision.push_back(decision.instructionIDs[0xc0]);
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]694 break;
Craig Toppera0cd9702012-02-09 08:58:07 +0000[diff] [blame]695 case MODRM_SPLITREG:
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]696 for (unsigned index = 0; index < 64; index += 8)
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]697 ModRMDecision.push_back(decision.instructionIDs[index]);
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]698 for (unsigned index = 0xc0; index < 256; index += 8)
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]699 ModRMDecision.push_back(decision.instructionIDs[index]);
Craig Toppera0cd9702012-02-09 08:58:07 +0000[diff] [blame]700 break;
Craig Topper963305b2012-09-13 05:45:42 +0000[diff] [blame]701 case MODRM_SPLITMISC:
702 for (unsigned index = 0; index < 64; index += 8)
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]703 ModRMDecision.push_back(decision.instructionIDs[index]);
Craig Topper963305b2012-09-13 05:45:42 +0000[diff] [blame]704 for (unsigned index = 0xc0; index < 256; ++index)
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]705 ModRMDecision.push_back(decision.instructionIDs[index]);
Craig Topper963305b2012-09-13 05:45:42 +0000[diff] [blame]706 break;
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]707 case MODRM_FULL:
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]708 for (unsigned index = 0; index < 256; ++index)
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]709 ModRMDecision.push_back(decision.instructionIDs[index]);
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]710 break;
711 }
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]712
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]713 unsigned &EntryNumber = ModRMTable[ModRMDecision];
714 if (EntryNumber == 0) {
715 EntryNumber = ModRMTableNum;
716
717 ModRMTableNum += ModRMDecision.size();
718 o1 << "/* Table" << EntryNumber << " */\n";
719 i1++;
720 for (std::vector<unsigned>::const_iterator I = ModRMDecision.begin(),
721 E = ModRMDecision.end(); I != E; ++I) {
722 o1.indent(i1 * 2) << format("0x%hx", *I) << ", /* "
723 << InstructionSpecifiers[*I].name << " */\n";
724 }
725 i1--;
726 }
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]727
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]728 o2.indent(i2) << "{ /* struct ModRMDecision */" << "\n";
729 i2++;
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]730
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]731 o2.indent(i2) << stringForDecisionType(dt) << "," << "\n";
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]732 o2.indent(i2) << EntryNumber << " /* Table" << EntryNumber << " */\n";
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]733
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]734 i2--;
735 o2.indent(i2) << "}";
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]736
737 switch (dt) {
738 default:
739 llvm_unreachable("Unknown decision type");
740 case MODRM_ONEENTRY:
741 sEntryNumber += 1;
742 break;
743 case MODRM_SPLITRM:
744 sEntryNumber += 2;
745 break;
Craig Toppera0cd9702012-02-09 08:58:07 +0000[diff] [blame]746 case MODRM_SPLITREG:
747 sEntryNumber += 16;
748 break;
Craig Topper963305b2012-09-13 05:45:42 +0000[diff] [blame]749 case MODRM_SPLITMISC:
750 sEntryNumber += 8 + 64;
751 break;
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]752 case MODRM_FULL:
753 sEntryNumber += 256;
754 break;
755 }
756
Craig Topper8702c5b2012-09-11 04:19:21 +0000[diff] [blame]757 // We assume that the index can fit into uint16_t.
758 assert(sEntryNumber < 65536U &&
759 "Index into ModRMDecision is too large for uint16_t!");
760
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]761 ++sTableNumber;
762}
763
Craig Topperb61024c2012-07-31 05:42:02 +0000[diff] [blame]764void DisassemblerTables::emitOpcodeDecision(raw_ostream &o1, raw_ostream &o2,
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]765 unsigned &i1, unsigned &i2,
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]766 unsigned &ModRMTableNum,
Craig Topperb61024c2012-07-31 05:42:02 +0000[diff] [blame]767 OpcodeDecision &decision) const {
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]768 o2.indent(i2) << "{ /* struct OpcodeDecision */" << "\n";
769 i2++;
770 o2.indent(i2) << "{" << "\n";
771 i2++;
772
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]773 for (unsigned index = 0; index < 256; ++index) {
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]774 o2.indent(i2);
775
776 o2 << "/* 0x" << format("%02hhx", index) << " */" << "\n";
777
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]778 emitModRMDecision(o1, o2, i1, i2, ModRMTableNum,
779 decision.modRMDecisions[index]);
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]780
781 if (index < 255)
782 o2 << ",";
783
784 o2 << "\n";
785 }
786
787 i2--;
788 o2.indent(i2) << "}" << "\n";
789 i2--;
790 o2.indent(i2) << "}" << "\n";
791}
792
Craig Topperb61024c2012-07-31 05:42:02 +0000[diff] [blame]793void DisassemblerTables::emitContextDecision(raw_ostream &o1, raw_ostream &o2,
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]794 unsigned &i1, unsigned &i2,
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]795 unsigned &ModRMTableNum,
Craig Topperb61024c2012-07-31 05:42:02 +0000[diff] [blame]796 ContextDecision &decision,
797 const char* name) const {
Benjamin Kramerde0a4fb2010-10-23 09:10:44 +0000[diff] [blame]798 o2.indent(i2) << "static const struct ContextDecision " << name << " = {\n";
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]799 i2++;
800 o2.indent(i2) << "{ /* opcodeDecisions */" << "\n";
801 i2++;
802
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]803 for (unsigned index = 0; index < IC_max; ++index) {
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]804 o2.indent(i2) << "/* ";
805 o2 << stringForContext((InstructionContext)index);
806 o2 << " */";
807 o2 << "\n";
808
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]809 emitOpcodeDecision(o1, o2, i1, i2, ModRMTableNum,
810 decision.opcodeDecisions[index]);
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]811
812 if (index + 1 < IC_max)
813 o2 << ", ";
814 }
815
816 i2--;
817 o2.indent(i2) << "}" << "\n";
818 i2--;
819 o2.indent(i2) << "};" << "\n";
820}
821
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]822void DisassemblerTables::emitInstructionInfo(raw_ostream &o,
823 unsigned &i) const {
Craig Topperb8aec082012-08-01 07:39:18 +0000[diff] [blame]824 unsigned NumInstructions = InstructionSpecifiers.size();
825
826 o << "static const struct OperandSpecifier x86OperandSets[]["
827 << X86_MAX_OPERANDS << "] = {\n";
828
Craig Topper8b88cc22015-04-09 04:08:48 +0000[diff] [blame]829 typedef SmallVector<std::pair<OperandEncoding, OperandType>,
830 X86_MAX_OPERANDS> OperandListTy;
Craig Topperb8aec082012-08-01 07:39:18 +0000[diff] [blame]831 std::map<OperandListTy, unsigned> OperandSets;
832
833 unsigned OperandSetNum = 0;
834 for (unsigned Index = 0; Index < NumInstructions; ++Index) {
835 OperandListTy OperandList;
836
837 for (unsigned OperandIndex = 0; OperandIndex < X86_MAX_OPERANDS;
838 ++OperandIndex) {
Craig Topperd434e392015-04-09 04:08:42 +0000[diff] [blame]839 OperandEncoding Encoding = (OperandEncoding)InstructionSpecifiers[Index]
840 .operands[OperandIndex].encoding;
841 OperandType Type = (OperandType)InstructionSpecifiers[Index]
842 .operands[OperandIndex].type;
Craig Topperb8aec082012-08-01 07:39:18 +0000[diff] [blame]843 OperandList.push_back(std::make_pair(Encoding, Type));
844 }
845 unsigned &N = OperandSets[OperandList];
846 if (N != 0) continue;
847
848 N = ++OperandSetNum;
849
850 o << " { /* " << (OperandSetNum - 1) << " */\n";
851 for (unsigned i = 0, e = OperandList.size(); i != e; ++i) {
Craig Topperd434e392015-04-09 04:08:42 +0000[diff] [blame]852 const char *Encoding = stringForOperandEncoding(OperandList[i].first);
853 const char *Type = stringForOperandType(OperandList[i].second);
854 o << " { " << Encoding << ", " << Type << " },\n";
Craig Topperb8aec082012-08-01 07:39:18 +0000[diff] [blame]855 }
856 o << " },\n";
857 }
858 o << "};" << "\n\n";
859
Benjamin Kramerde0a4fb2010-10-23 09:10:44 +0000[diff] [blame]860 o.indent(i * 2) << "static const struct InstructionSpecifier ";
861 o << INSTRUCTIONS_STR "[" << InstructionSpecifiers.size() << "] = {\n";
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]862
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]863 i++;
864
Craig Topperb8aec082012-08-01 07:39:18 +0000[diff] [blame]865 for (unsigned index = 0; index < NumInstructions; ++index) {
Craig Topper34136872015-04-09 04:08:46 +0000[diff] [blame]866 o.indent(i * 2) << "{ /* " << index << " */\n";
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]867 i++;
Craig Topper6dedbae2012-03-04 02:16:41 +0000[diff] [blame]868
Craig Topperb8aec082012-08-01 07:39:18 +0000[diff] [blame]869 OperandListTy OperandList;
870 for (unsigned OperandIndex = 0; OperandIndex < X86_MAX_OPERANDS;
871 ++OperandIndex) {
Craig Topperd434e392015-04-09 04:08:42 +0000[diff] [blame]872 OperandEncoding Encoding = (OperandEncoding)InstructionSpecifiers[index]
873 .operands[OperandIndex].encoding;
874 OperandType Type = (OperandType)InstructionSpecifiers[index]
875 .operands[OperandIndex].type;
Craig Topperb8aec082012-08-01 07:39:18 +0000[diff] [blame]876 OperandList.push_back(std::make_pair(Encoding, Type));
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]877 }
Craig Topperb8aec082012-08-01 07:39:18 +0000[diff] [blame]878 o.indent(i * 2) << (OperandSets[OperandList] - 1) << ",\n";
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]879
Craig Topper34136872015-04-09 04:08:46 +0000[diff] [blame]880 o.indent(i * 2) << "/* " << InstructionSpecifiers[index].name << " */\n";
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]881
882 i--;
Craig Topper34136872015-04-09 04:08:46 +0000[diff] [blame]883 o.indent(i * 2) << "},\n";
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]884 }
885
886 i--;
887 o.indent(i * 2) << "};" << "\n";
888}
889
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]890void DisassemblerTables::emitContextTable(raw_ostream &o, unsigned &i) const {
Craig Topper097b47a2018-03-24 07:48:54 +0000[diff] [blame]891 const unsigned int tableSize = 16384;
Craig Topper9caea122012-07-31 06:15:39 +0000[diff] [blame]892 o.indent(i * 2) << "static const uint8_t " CONTEXTS_STR
Elena Demikhovsky371e3632013-12-25 11:40:51 +0000[diff] [blame]893 "[" << tableSize << "] = {\n";
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]894 i++;
895
Elena Demikhovsky371e3632013-12-25 11:40:51 +0000[diff] [blame]896 for (unsigned index = 0; index < tableSize; ++index) {
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]897 o.indent(i * 2);
898
Craig Topper097b47a2018-03-24 07:48:54 +0000[diff] [blame]899 if (index & ATTR_EVEX) {
Elena Demikhovsky371e3632013-12-25 11:40:51 +0000[diff] [blame]900 o << "IC_EVEX";
901 if (index & ATTR_EVEXL2)
902 o << "_L2";
903 else if (index & ATTR_EVEXL)
904 o << "_L";
905 if (index & ATTR_REXW)
906 o << "_W";
907 if (index & ATTR_OPSIZE)
908 o << "_OPSIZE";
909 else if (index & ATTR_XD)
910 o << "_XD";
911 else if (index & ATTR_XS)
912 o << "_XS";
913 if (index & ATTR_EVEXKZ)
914 o << "_KZ";
915 else if (index & ATTR_EVEXK)
916 o << "_K";
917 if (index & ATTR_EVEXB)
918 o << "_B";
919 }
920 else if ((index & ATTR_VEXL) && (index & ATTR_REXW) && (index & ATTR_OPSIZE))
Craig Topperf01f1b52011-11-06 23:04:08 +0000[diff] [blame]921 o << "IC_VEX_L_W_OPSIZE";
Craig Toppered59dd32013-09-30 02:46:36 +0000[diff] [blame]922 else if ((index & ATTR_VEXL) && (index & ATTR_REXW) && (index & ATTR_XD))
923 o << "IC_VEX_L_W_XD";
924 else if ((index & ATTR_VEXL) && (index & ATTR_REXW) && (index & ATTR_XS))
925 o << "IC_VEX_L_W_XS";
926 else if ((index & ATTR_VEXL) && (index & ATTR_REXW))
927 o << "IC_VEX_L_W";
Craig Topperf01f1b52011-11-06 23:04:08 +0000[diff] [blame]928 else if ((index & ATTR_VEXL) && (index & ATTR_OPSIZE))
Sean Callananc3fd5232011-03-15 01:23:15 +0000[diff] [blame]929 o << "IC_VEX_L_OPSIZE";
930 else if ((index & ATTR_VEXL) && (index & ATTR_XD))
931 o << "IC_VEX_L_XD";
932 else if ((index & ATTR_VEXL) && (index & ATTR_XS))
933 o << "IC_VEX_L_XS";
934 else if ((index & ATTR_VEX) && (index & ATTR_REXW) && (index & ATTR_OPSIZE))
935 o << "IC_VEX_W_OPSIZE";
936 else if ((index & ATTR_VEX) && (index & ATTR_REXW) && (index & ATTR_XD))
937 o << "IC_VEX_W_XD";
938 else if ((index & ATTR_VEX) && (index & ATTR_REXW) && (index & ATTR_XS))
939 o << "IC_VEX_W_XS";
940 else if (index & ATTR_VEXL)
941 o << "IC_VEX_L";
942 else if ((index & ATTR_VEX) && (index & ATTR_REXW))
943 o << "IC_VEX_W";
944 else if ((index & ATTR_VEX) && (index & ATTR_OPSIZE))
945 o << "IC_VEX_OPSIZE";
946 else if ((index & ATTR_VEX) && (index & ATTR_XD))
947 o << "IC_VEX_XD";
948 else if ((index & ATTR_VEX) && (index & ATTR_XS))
949 o << "IC_VEX_XS";
Craig Topper76e3e0b2011-08-25 07:42:00 +0000[diff] [blame]950 else if (index & ATTR_VEX)
951 o << "IC_VEX";
Sean Callananc3fd5232011-03-15 01:23:15 +0000[diff] [blame]952 else if ((index & ATTR_64BIT) && (index & ATTR_REXW) && (index & ATTR_XS))
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]953 o << "IC_64BIT_REXW_XS";
954 else if ((index & ATTR_64BIT) && (index & ATTR_REXW) && (index & ATTR_XD))
955 o << "IC_64BIT_REXW_XD";
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]956 else if ((index & ATTR_64BIT) && (index & ATTR_REXW) &&
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]957 (index & ATTR_OPSIZE))
958 o << "IC_64BIT_REXW_OPSIZE";
Craig Topperae8e1b32015-01-03 00:00:20 +0000[diff] [blame]959 else if ((index & ATTR_64BIT) && (index & ATTR_REXW) &&
960 (index & ATTR_ADSIZE))
961 o << "IC_64BIT_REXW_ADSIZE";
Craig Topper88cb33e2011-10-01 19:54:56 +0000[diff] [blame]962 else if ((index & ATTR_64BIT) && (index & ATTR_XD) && (index & ATTR_OPSIZE))
963 o << "IC_64BIT_XD_OPSIZE";
Craig Topper665f7442018-04-05 18:20:14 +0000[diff] [blame]964 else if ((index & ATTR_64BIT) && (index & ATTR_XD) && (index & ATTR_ADSIZE))
965 o << "IC_64BIT_XD_ADSIZE";
Craig Toppera6978522011-10-11 04:34:23 +0000[diff] [blame]966 else if ((index & ATTR_64BIT) && (index & ATTR_XS) && (index & ATTR_OPSIZE))
967 o << "IC_64BIT_XS_OPSIZE";
Craig Topper665f7442018-04-05 18:20:14 +0000[diff] [blame]968 else if ((index & ATTR_64BIT) && (index & ATTR_XS) && (index & ATTR_ADSIZE))
969 o << "IC_64BIT_XS_ADSIZE";
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]970 else if ((index & ATTR_64BIT) && (index & ATTR_XS))
971 o << "IC_64BIT_XS";
972 else if ((index & ATTR_64BIT) && (index & ATTR_XD))
973 o << "IC_64BIT_XD";
Craig Topper99bcab72014-12-31 07:07:31 +0000[diff] [blame]974 else if ((index & ATTR_64BIT) && (index & ATTR_OPSIZE) &&
975 (index & ATTR_ADSIZE))
976 o << "IC_64BIT_OPSIZE_ADSIZE";
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]977 else if ((index & ATTR_64BIT) && (index & ATTR_OPSIZE))
978 o << "IC_64BIT_OPSIZE";
Craig Topper6491c802012-02-27 01:54:29 +0000[diff] [blame]979 else if ((index & ATTR_64BIT) && (index & ATTR_ADSIZE))
980 o << "IC_64BIT_ADSIZE";
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]981 else if ((index & ATTR_64BIT) && (index & ATTR_REXW))
982 o << "IC_64BIT_REXW";
983 else if ((index & ATTR_64BIT))
984 o << "IC_64BIT";
Craig Toppera6978522011-10-11 04:34:23 +0000[diff] [blame]985 else if ((index & ATTR_XS) && (index & ATTR_OPSIZE))
986 o << "IC_XS_OPSIZE";
Craig Topper88cb33e2011-10-01 19:54:56 +0000[diff] [blame]987 else if ((index & ATTR_XD) && (index & ATTR_OPSIZE))
988 o << "IC_XD_OPSIZE";
Craig Topper665f7442018-04-05 18:20:14 +0000[diff] [blame]989 else if ((index & ATTR_XS) && (index & ATTR_ADSIZE))
990 o << "IC_XS_ADSIZE";
991 else if ((index & ATTR_XD) && (index & ATTR_ADSIZE))
992 o << "IC_XD_ADSIZE";
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]993 else if (index & ATTR_XS)
994 o << "IC_XS";
995 else if (index & ATTR_XD)
996 o << "IC_XD";
Craig Topper99bcab72014-12-31 07:07:31 +0000[diff] [blame]997 else if ((index & ATTR_OPSIZE) && (index & ATTR_ADSIZE))
998 o << "IC_OPSIZE_ADSIZE";
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]999 else if (index & ATTR_OPSIZE)
1000 o << "IC_OPSIZE";
Craig Topper6491c802012-02-27 01:54:29 +0000[diff] [blame]1001 else if (index & ATTR_ADSIZE)
1002 o << "IC_ADSIZE";
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1003 else
1004 o << "IC";
1005
Elena Demikhovsky371e3632013-12-25 11:40:51 +0000[diff] [blame]1006 if (index < tableSize - 1)
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1007 o << ",";
1008 else
1009 o << " ";
1010
1011 o << " /* " << index << " */";
1012
1013 o << "\n";
1014 }
1015
1016 i--;
1017 o.indent(i * 2) << "};" << "\n";
1018}
1019
Craig Topperb61024c2012-07-31 05:42:02 +0000[diff] [blame]1020void DisassemblerTables::emitContextDecisions(raw_ostream &o1, raw_ostream &o2,
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]1021 unsigned &i1, unsigned &i2,
1022 unsigned &ModRMTableNum) const {
1023 emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[0], ONEBYTE_STR);
1024 emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[1], TWOBYTE_STR);
1025 emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[2], THREEBYTE38_STR);
1026 emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[3], THREEBYTE3A_STR);
Craig Topper0d1fd552014-02-19 05:34:21 +0000[diff] [blame]1027 emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[4], XOP8_MAP_STR);
1028 emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[5], XOP9_MAP_STR);
1029 emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[6], XOPA_MAP_STR);
Craig Topper097b47a2018-03-24 07:48:54 +0000[diff] [blame]1030 emitContextDecision(o1, o2, i1, i2, ModRMTableNum, *Tables[7], THREEDNOW_MAP_STR);
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1031}
1032
1033void DisassemblerTables::emit(raw_ostream &o) const {
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]1034 unsigned i1 = 0;
1035 unsigned i2 = 0;
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]1036
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1037 std::string s1;
1038 std::string s2;
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]1039
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1040 raw_string_ostream o1(s1);
1041 raw_string_ostream o2(s2);
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]1042
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1043 emitInstructionInfo(o, i2);
1044 o << "\n";
1045
1046 emitContextTable(o, i2);
1047 o << "\n";
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]1048
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]1049 unsigned ModRMTableNum = 0;
1050
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]1051 o << "static const InstrUID modRMTable[] = {\n";
1052 i1++;
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]1053 std::vector<unsigned> EmptyTable(1, 0);
1054 ModRMTable[EmptyTable] = ModRMTableNum;
1055 ModRMTableNum += EmptyTable.size();
1056 o1 << "/* EmptyTable */\n";
1057 o1.indent(i1 * 2) << "0x0,\n";
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]1058 i1--;
Craig Topper009de602013-09-30 06:23:19 +0000[diff] [blame]1059 emitContextDecisions(o1, o2, i1, i2, ModRMTableNum);
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]1060
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1061 o << o1.str();
Craig Topper487e7442012-02-09 07:45:30 +0000[diff] [blame]1062 o << " 0x0\n";
1063 o << "};\n";
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1064 o << "\n";
1065 o << o2.str();
1066 o << "\n";
1067 o << "\n";
1068}
1069
1070void DisassemblerTables::setTableFields(ModRMDecision &decision,
1071 const ModRMFilter &filter,
1072 InstrUID uid,
1073 uint8_t opcode) {
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]1074 for (unsigned index = 0; index < 256; ++index) {
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1075 if (filter.accepts(index)) {
1076 if (decision.instructionIDs[index] == uid)
1077 continue;
1078
1079 if (decision.instructionIDs[index] != 0) {
1080 InstructionSpecifier &newInfo =
1081 InstructionSpecifiers[uid];
1082 InstructionSpecifier &previousInfo =
1083 InstructionSpecifiers[decision.instructionIDs[index]];
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]1084
Craig Toppera948cb92011-09-11 20:23:20 +0000[diff] [blame]1085 if(previousInfo.name == "NOOP" && (newInfo.name == "XCHG16ar" ||
1086 newInfo.name == "XCHG32ar" ||
1087 newInfo.name == "XCHG64ar"))
1088 continue; // special case for XCHG*ar and NOOP
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1089
1090 if (outranks(previousInfo.insnContext, newInfo.insnContext))
1091 continue;
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]1092
Craig Topper69e245c2014-02-13 07:07:16 +0000[diff] [blame]1093 if (previousInfo.insnContext == newInfo.insnContext) {
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1094 errs() << "Error: Primary decode conflict: ";
1095 errs() << newInfo.name << " would overwrite " << previousInfo.name;
1096 errs() << "\n";
1097 errs() << "ModRM " << index << "\n";
1098 errs() << "Opcode " << (uint16_t)opcode << "\n";
1099 errs() << "Context " << stringForContext(newInfo.insnContext) << "\n";
1100 HasConflicts = true;
1101 }
1102 }
1103
1104 decision.instructionIDs[index] = uid;
1105 }
1106 }
1107}
1108
1109void DisassemblerTables::setTableFields(OpcodeType type,
1110 InstructionContext insnContext,
1111 uint8_t opcode,
1112 const ModRMFilter &filter,
Craig Topper526adab2011-09-23 06:57:25 +0000[diff] [blame]1113 InstrUID uid,
Craig Topperf18c8962011-10-04 06:30:42 +0000[diff] [blame]1114 bool is32bit,
Craig Toppere06cc6d2017-10-23 16:49:26 +0000[diff] [blame]1115 bool noPrefix,
Craig Topper055845f2015-01-02 07:02:25 +0000[diff] [blame]1116 bool ignoresVEX_L,
Craig Toppere9751272017-10-22 06:18:26 +0000[diff] [blame]1117 bool ignoresVEX_W,
Craig Topper055845f2015-01-02 07:02:25 +0000[diff] [blame]1118 unsigned addressSize) {
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1119 ContextDecision &decision = *Tables[type];
1120
Craig Topper6f142742012-07-31 06:02:05 +0000[diff] [blame]1121 for (unsigned index = 0; index < IC_max; ++index) {
Craig Topper055845f2015-01-02 07:02:25 +0000[diff] [blame]1122 if ((is32bit || addressSize == 16) &&
1123 inheritsFrom((InstructionContext)index, IC_64BIT))
Craig Topper526adab2011-09-23 06:57:25 +0000[diff] [blame]1124 continue;
1125
Craig Topper055845f2015-01-02 07:02:25 +0000[diff] [blame]1126 bool adSize64 = addressSize == 64;
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]1127 if (inheritsFrom((InstructionContext)index,
Craig Toppere06cc6d2017-10-23 16:49:26 +0000[diff] [blame]1128 InstructionSpecifiers[uid].insnContext, noPrefix,
1129 ignoresVEX_L, ignoresVEX_W, adSize64))
Craig Topper0c4253f2012-07-31 05:27:01 +0000[diff] [blame]1130 setTableFields(decision.opcodeDecisions[index].modRMDecisions[opcode],
Sean Callanan04cc3072009-12-19 02:59:52 +0000[diff] [blame]1131 filter,
1132 uid,
1133 opcode);
1134 }
1135}