blob: 471cd84fdcd2fa6af85e2bd17b6ad3f859fdc3c5 [file] [log] [blame]
Alex Bradbury89718422017-10-19 21:37:38 +00001//===-- RISCVISelLowering.h - RISCV DAG Lowering Interface ------*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file defines the interfaces that RISCV uses to lower LLVM code into a
11// selection DAG.
12//
13//===----------------------------------------------------------------------===//
14
15#ifndef LLVM_LIB_TARGET_RISCV_RISCVISELLOWERING_H
16#define LLVM_LIB_TARGET_RISCV_RISCVISELLOWERING_H
17
18#include "RISCV.h"
19#include "llvm/CodeGen/SelectionDAG.h"
David Blaikieb3bde2e2017-11-17 01:07:10 +000020#include "llvm/CodeGen/TargetLowering.h"
Alex Bradbury89718422017-10-19 21:37:38 +000021
22namespace llvm {
23class RISCVSubtarget;
24namespace RISCVISD {
25enum NodeType : unsigned {
26 FIRST_NUMBER = ISD::BUILTIN_OP_END,
Alex Bradburya3376752017-11-08 13:41:21 +000027 RET_FLAG,
28 CALL
Alex Bradbury89718422017-10-19 21:37:38 +000029};
30}
31
32class RISCVTargetLowering : public TargetLowering {
33 const RISCVSubtarget &Subtarget;
34
35public:
36 explicit RISCVTargetLowering(const TargetMachine &TM,
37 const RISCVSubtarget &STI);
38
39 // Provide custom lowering hooks for some operations.
40 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override;
41
42 // This method returns the name of a target specific DAG node.
43 const char *getTargetNodeName(unsigned Opcode) const override;
44
45private:
46 // Lower incoming arguments, copy physregs into vregs
47 SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv,
48 bool IsVarArg,
49 const SmallVectorImpl<ISD::InputArg> &Ins,
50 const SDLoc &DL, SelectionDAG &DAG,
51 SmallVectorImpl<SDValue> &InVals) const override;
52 SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool IsVarArg,
53 const SmallVectorImpl<ISD::OutputArg> &Outs,
54 const SmallVectorImpl<SDValue> &OutVals, const SDLoc &DL,
55 SelectionDAG &DAG) const override;
Alex Bradburya3376752017-11-08 13:41:21 +000056 SDValue LowerCall(TargetLowering::CallLoweringInfo &CLI,
57 SmallVectorImpl<SDValue> &InVals) const override;
Alex Bradbury89718422017-10-19 21:37:38 +000058 bool shouldConvertConstantLoadToIntImm(const APInt &Imm,
59 Type *Ty) const override {
60 return true;
61 }
Alex Bradburyec8aa912017-11-08 13:24:21 +000062 SDValue lowerGlobalAddress(SDValue Op, SelectionDAG &DAG) const;
Alex Bradbury89718422017-10-19 21:37:38 +000063};
64}
65
66#endif