llvm/test/CodeGen/Hexagon/memops.ll

; RUN: llc -march=hexagon -mcpu=hexagonv5  < %s | FileCheck %s
; Generate MemOps for V4 and above.

define void @memop_unsigned_char_add5(i8* nocapture %p) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}#5
  %0 = load i8* %p, align 1
  %conv = zext i8 %0 to i32
  %add = add nsw i32 %conv, 5
  %conv1 = trunc i32 %add to i8
  store i8 %conv1, i8* %p, align 1
  ret void
}

define void @memop_unsigned_char_add(i8* nocapture %p, i8 zeroext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}r{{[0-9]+}}
  %conv = zext i8 %x to i32
  %0 = load i8* %p, align 1
  %conv1 = zext i8 %0 to i32
  %add = add nsw i32 %conv1, %conv
  %conv2 = trunc i32 %add to i8
  store i8 %conv2, i8* %p, align 1
  ret void
}

define void @memop_unsigned_char_sub(i8* nocapture %p, i8 zeroext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}-={{ *}}r{{[0-9]+}}
  %conv = zext i8 %x to i32
  %0 = load i8* %p, align 1
  %conv1 = zext i8 %0 to i32
  %sub = sub nsw i32 %conv1, %conv
  %conv2 = trunc i32 %sub to i8
  store i8 %conv2, i8* %p, align 1
  ret void
}

define void @memop_unsigned_char_or(i8* nocapture %p, i8 zeroext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}|={{ *}}r{{[0-9]+}}
  %0 = load i8* %p, align 1
  %or3 = or i8 %0, %x
  store i8 %or3, i8* %p, align 1
  ret void
}

define void @memop_unsigned_char_and(i8* nocapture %p, i8 zeroext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}&={{ *}}r{{[0-9]+}}
  %0 = load i8* %p, align 1
  %and3 = and i8 %0, %x
  store i8 %and3, i8* %p, align 1
  ret void
}

define void @memop_unsigned_char_clrbit(i8* nocapture %p) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %0 = load i8* %p, align 1
  %conv = zext i8 %0 to i32
  %and = and i32 %conv, 223
  %conv1 = trunc i32 %and to i8
  store i8 %conv1, i8* %p, align 1
  ret void
}

define void @memop_unsigned_char_setbit(i8* nocapture %p) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %0 = load i8* %p, align 1
  %conv = zext i8 %0 to i32
  %or = or i32 %conv, 128
  %conv1 = trunc i32 %or to i8
  store i8 %conv1, i8* %p, align 1
  ret void
}

define void @memop_unsigned_char_add5_index(i8* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}#5
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %conv = zext i8 %0 to i32
  %add = add nsw i32 %conv, 5
  %conv1 = trunc i32 %add to i8
  store i8 %conv1, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_add_index(i8* nocapture %p, i32 %i, i8 zeroext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}r{{[0-9]+}}
  %conv = zext i8 %x to i32
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %conv1 = zext i8 %0 to i32
  %add = add nsw i32 %conv1, %conv
  %conv2 = trunc i32 %add to i8
  store i8 %conv2, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_sub_index(i8* nocapture %p, i32 %i, i8 zeroext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}-={{ *}}r{{[0-9]+}}
  %conv = zext i8 %x to i32
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %conv1 = zext i8 %0 to i32
  %sub = sub nsw i32 %conv1, %conv
  %conv2 = trunc i32 %sub to i8
  store i8 %conv2, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_or_index(i8* nocapture %p, i32 %i, i8 zeroext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}|={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %or3 = or i8 %0, %x
  store i8 %or3, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_and_index(i8* nocapture %p, i32 %i, i8 zeroext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}&={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %and3 = and i8 %0, %x
  store i8 %and3, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_clrbit_index(i8* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %conv = zext i8 %0 to i32
  %and = and i32 %conv, 223
  %conv1 = trunc i32 %and to i8
  store i8 %conv1, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_setbit_index(i8* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %conv = zext i8 %0 to i32
  %or = or i32 %conv, 128
  %conv1 = trunc i32 %or to i8
  store i8 %conv1, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_add5_index5(i8* nocapture %p) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}+={{ *}}#5
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %conv = zext i8 %0 to i32
  %add = add nsw i32 %conv, 5
  %conv1 = trunc i32 %add to i8
  store i8 %conv1, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_add_index5(i8* nocapture %p, i8 zeroext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}+={{ *}}r{{[0-9]+}}
  %conv = zext i8 %x to i32
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %conv1 = zext i8 %0 to i32
  %add = add nsw i32 %conv1, %conv
  %conv2 = trunc i32 %add to i8
  store i8 %conv2, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_sub_index5(i8* nocapture %p, i8 zeroext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}-={{ *}}r{{[0-9]+}}
  %conv = zext i8 %x to i32
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %conv1 = zext i8 %0 to i32
  %sub = sub nsw i32 %conv1, %conv
  %conv2 = trunc i32 %sub to i8
  store i8 %conv2, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_or_index5(i8* nocapture %p, i8 zeroext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}|={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %or3 = or i8 %0, %x
  store i8 %or3, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_and_index5(i8* nocapture %p, i8 zeroext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}&={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %and3 = and i8 %0, %x
  store i8 %and3, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_clrbit_index5(i8* nocapture %p) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %conv = zext i8 %0 to i32
  %and = and i32 %conv, 223
  %conv1 = trunc i32 %and to i8
  store i8 %conv1, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_char_setbit_index5(i8* nocapture %p) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %conv = zext i8 %0 to i32
  %or = or i32 %conv, 128
  %conv1 = trunc i32 %or to i8
  store i8 %conv1, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_add5(i8* nocapture %p) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}#5
  %0 = load i8* %p, align 1
  %conv2 = zext i8 %0 to i32
  %add = add nsw i32 %conv2, 5
  %conv1 = trunc i32 %add to i8
  store i8 %conv1, i8* %p, align 1
  ret void
}

define void @memop_signed_char_add(i8* nocapture %p, i8 signext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}r{{[0-9]+}}
  %conv4 = zext i8 %x to i32
  %0 = load i8* %p, align 1
  %conv13 = zext i8 %0 to i32
  %add = add nsw i32 %conv13, %conv4
  %conv2 = trunc i32 %add to i8
  store i8 %conv2, i8* %p, align 1
  ret void
}

define void @memop_signed_char_sub(i8* nocapture %p, i8 signext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}-={{ *}}r{{[0-9]+}}
  %conv4 = zext i8 %x to i32
  %0 = load i8* %p, align 1
  %conv13 = zext i8 %0 to i32
  %sub = sub nsw i32 %conv13, %conv4
  %conv2 = trunc i32 %sub to i8
  store i8 %conv2, i8* %p, align 1
  ret void
}

define void @memop_signed_char_or(i8* nocapture %p, i8 signext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}|={{ *}}r{{[0-9]+}}
  %0 = load i8* %p, align 1
  %or3 = or i8 %0, %x
  store i8 %or3, i8* %p, align 1
  ret void
}

define void @memop_signed_char_and(i8* nocapture %p, i8 signext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}&={{ *}}r{{[0-9]+}}
  %0 = load i8* %p, align 1
  %and3 = and i8 %0, %x
  store i8 %and3, i8* %p, align 1
  ret void
}

define void @memop_signed_char_clrbit(i8* nocapture %p) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %0 = load i8* %p, align 1
  %conv2 = zext i8 %0 to i32
  %and = and i32 %conv2, 223
  %conv1 = trunc i32 %and to i8
  store i8 %conv1, i8* %p, align 1
  ret void
}

define void @memop_signed_char_setbit(i8* nocapture %p) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %0 = load i8* %p, align 1
  %conv2 = zext i8 %0 to i32
  %or = or i32 %conv2, 128
  %conv1 = trunc i32 %or to i8
  store i8 %conv1, i8* %p, align 1
  ret void
}

define void @memop_signed_char_add5_index(i8* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}#5
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %conv2 = zext i8 %0 to i32
  %add = add nsw i32 %conv2, 5
  %conv1 = trunc i32 %add to i8
  store i8 %conv1, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_add_index(i8* nocapture %p, i32 %i, i8 signext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}r{{[0-9]+}}
  %conv4 = zext i8 %x to i32
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %conv13 = zext i8 %0 to i32
  %add = add nsw i32 %conv13, %conv4
  %conv2 = trunc i32 %add to i8
  store i8 %conv2, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_sub_index(i8* nocapture %p, i32 %i, i8 signext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}-={{ *}}r{{[0-9]+}}
  %conv4 = zext i8 %x to i32
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %conv13 = zext i8 %0 to i32
  %sub = sub nsw i32 %conv13, %conv4
  %conv2 = trunc i32 %sub to i8
  store i8 %conv2, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_or_index(i8* nocapture %p, i32 %i, i8 signext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}|={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %or3 = or i8 %0, %x
  store i8 %or3, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_and_index(i8* nocapture %p, i32 %i, i8 signext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}&={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %and3 = and i8 %0, %x
  store i8 %and3, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_clrbit_index(i8* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %conv2 = zext i8 %0 to i32
  %and = and i32 %conv2, 223
  %conv1 = trunc i32 %and to i8
  store i8 %conv1, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_setbit_index(i8* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %add.ptr = getelementptr inbounds i8* %p, i32 %i
  %0 = load i8* %add.ptr, align 1
  %conv2 = zext i8 %0 to i32
  %or = or i32 %conv2, 128
  %conv1 = trunc i32 %or to i8
  store i8 %conv1, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_add5_index5(i8* nocapture %p) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}+={{ *}}#5
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %conv2 = zext i8 %0 to i32
  %add = add nsw i32 %conv2, 5
  %conv1 = trunc i32 %add to i8
  store i8 %conv1, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_add_index5(i8* nocapture %p, i8 signext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}+={{ *}}r{{[0-9]+}}
  %conv4 = zext i8 %x to i32
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %conv13 = zext i8 %0 to i32
  %add = add nsw i32 %conv13, %conv4
  %conv2 = trunc i32 %add to i8
  store i8 %conv2, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_sub_index5(i8* nocapture %p, i8 signext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}-={{ *}}r{{[0-9]+}}
  %conv4 = zext i8 %x to i32
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %conv13 = zext i8 %0 to i32
  %sub = sub nsw i32 %conv13, %conv4
  %conv2 = trunc i32 %sub to i8
  store i8 %conv2, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_or_index5(i8* nocapture %p, i8 signext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}|={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %or3 = or i8 %0, %x
  store i8 %or3, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_and_index5(i8* nocapture %p, i8 signext %x) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}&={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %and3 = and i8 %0, %x
  store i8 %and3, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_clrbit_index5(i8* nocapture %p) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %conv2 = zext i8 %0 to i32
  %and = and i32 %conv2, 223
  %conv1 = trunc i32 %and to i8
  store i8 %conv1, i8* %add.ptr, align 1
  ret void
}

define void @memop_signed_char_setbit_index5(i8* nocapture %p) nounwind {
entry:
; CHECK:  memb(r{{[0-9]+}}{{ *}}+{{ *}}#5){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %add.ptr = getelementptr inbounds i8* %p, i32 5
  %0 = load i8* %add.ptr, align 1
  %conv2 = zext i8 %0 to i32
  %or = or i32 %conv2, 128
  %conv1 = trunc i32 %or to i8
  store i8 %conv1, i8* %add.ptr, align 1
  ret void
}

define void @memop_unsigned_short_add5(i16* nocapture %p) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}#5
  %0 = load i16* %p, align 2
  %conv = zext i16 %0 to i32
  %add = add nsw i32 %conv, 5
  %conv1 = trunc i32 %add to i16
  store i16 %conv1, i16* %p, align 2
  ret void
}

define void @memop_unsigned_short_add(i16* nocapture %p, i16 zeroext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}r{{[0-9]+}}
  %conv = zext i16 %x to i32
  %0 = load i16* %p, align 2
  %conv1 = zext i16 %0 to i32
  %add = add nsw i32 %conv1, %conv
  %conv2 = trunc i32 %add to i16
  store i16 %conv2, i16* %p, align 2
  ret void
}

define void @memop_unsigned_short_sub(i16* nocapture %p, i16 zeroext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}-={{ *}}r{{[0-9]+}}
  %conv = zext i16 %x to i32
  %0 = load i16* %p, align 2
  %conv1 = zext i16 %0 to i32
  %sub = sub nsw i32 %conv1, %conv
  %conv2 = trunc i32 %sub to i16
  store i16 %conv2, i16* %p, align 2
  ret void
}

define void @memop_unsigned_short_or(i16* nocapture %p, i16 zeroext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}|={{ *}}r{{[0-9]+}}
  %0 = load i16* %p, align 2
  %or3 = or i16 %0, %x
  store i16 %or3, i16* %p, align 2
  ret void
}

define void @memop_unsigned_short_and(i16* nocapture %p, i16 zeroext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}&={{ *}}r{{[0-9]+}}
  %0 = load i16* %p, align 2
  %and3 = and i16 %0, %x
  store i16 %and3, i16* %p, align 2
  ret void
}

define void @memop_unsigned_short_clrbit(i16* nocapture %p) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %0 = load i16* %p, align 2
  %conv = zext i16 %0 to i32
  %and = and i32 %conv, 65503
  %conv1 = trunc i32 %and to i16
  store i16 %conv1, i16* %p, align 2
  ret void
}

define void @memop_unsigned_short_setbit(i16* nocapture %p) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %0 = load i16* %p, align 2
  %conv = zext i16 %0 to i32
  %or = or i32 %conv, 128
  %conv1 = trunc i32 %or to i16
  store i16 %conv1, i16* %p, align 2
  ret void
}

define void @memop_unsigned_short_add5_index(i16* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}#5
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %conv = zext i16 %0 to i32
  %add = add nsw i32 %conv, 5
  %conv1 = trunc i32 %add to i16
  store i16 %conv1, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_add_index(i16* nocapture %p, i32 %i, i16 zeroext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}r{{[0-9]+}}
  %conv = zext i16 %x to i32
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %conv1 = zext i16 %0 to i32
  %add = add nsw i32 %conv1, %conv
  %conv2 = trunc i32 %add to i16
  store i16 %conv2, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_sub_index(i16* nocapture %p, i32 %i, i16 zeroext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}-={{ *}}r{{[0-9]+}}
  %conv = zext i16 %x to i32
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %conv1 = zext i16 %0 to i32
  %sub = sub nsw i32 %conv1, %conv
  %conv2 = trunc i32 %sub to i16
  store i16 %conv2, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_or_index(i16* nocapture %p, i32 %i, i16 zeroext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}|={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %or3 = or i16 %0, %x
  store i16 %or3, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_and_index(i16* nocapture %p, i32 %i, i16 zeroext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}&={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %and3 = and i16 %0, %x
  store i16 %and3, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_clrbit_index(i16* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %conv = zext i16 %0 to i32
  %and = and i32 %conv, 65503
  %conv1 = trunc i32 %and to i16
  store i16 %conv1, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_setbit_index(i16* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %conv = zext i16 %0 to i32
  %or = or i32 %conv, 128
  %conv1 = trunc i32 %or to i16
  store i16 %conv1, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_add5_index5(i16* nocapture %p) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}+={{ *}}#5
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %conv = zext i16 %0 to i32
  %add = add nsw i32 %conv, 5
  %conv1 = trunc i32 %add to i16
  store i16 %conv1, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_add_index5(i16* nocapture %p, i16 zeroext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}+={{ *}}r{{[0-9]+}}
  %conv = zext i16 %x to i32
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %conv1 = zext i16 %0 to i32
  %add = add nsw i32 %conv1, %conv
  %conv2 = trunc i32 %add to i16
  store i16 %conv2, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_sub_index5(i16* nocapture %p, i16 zeroext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}-={{ *}}r{{[0-9]+}}
  %conv = zext i16 %x to i32
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %conv1 = zext i16 %0 to i32
  %sub = sub nsw i32 %conv1, %conv
  %conv2 = trunc i32 %sub to i16
  store i16 %conv2, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_or_index5(i16* nocapture %p, i16 zeroext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}|={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %or3 = or i16 %0, %x
  store i16 %or3, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_and_index5(i16* nocapture %p, i16 zeroext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}&={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %and3 = and i16 %0, %x
  store i16 %and3, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_clrbit_index5(i16* nocapture %p) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %conv = zext i16 %0 to i32
  %and = and i32 %conv, 65503
  %conv1 = trunc i32 %and to i16
  store i16 %conv1, i16* %add.ptr, align 2
  ret void
}

define void @memop_unsigned_short_setbit_index5(i16* nocapture %p) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %conv = zext i16 %0 to i32
  %or = or i32 %conv, 128
  %conv1 = trunc i32 %or to i16
  store i16 %conv1, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_add5(i16* nocapture %p) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}#5
  %0 = load i16* %p, align 2
  %conv2 = zext i16 %0 to i32
  %add = add nsw i32 %conv2, 5
  %conv1 = trunc i32 %add to i16
  store i16 %conv1, i16* %p, align 2
  ret void
}

define void @memop_signed_short_add(i16* nocapture %p, i16 signext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}r{{[0-9]+}}
  %conv4 = zext i16 %x to i32
  %0 = load i16* %p, align 2
  %conv13 = zext i16 %0 to i32
  %add = add nsw i32 %conv13, %conv4
  %conv2 = trunc i32 %add to i16
  store i16 %conv2, i16* %p, align 2
  ret void
}

define void @memop_signed_short_sub(i16* nocapture %p, i16 signext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}-={{ *}}r{{[0-9]+}}
  %conv4 = zext i16 %x to i32
  %0 = load i16* %p, align 2
  %conv13 = zext i16 %0 to i32
  %sub = sub nsw i32 %conv13, %conv4
  %conv2 = trunc i32 %sub to i16
  store i16 %conv2, i16* %p, align 2
  ret void
}

define void @memop_signed_short_or(i16* nocapture %p, i16 signext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}|={{ *}}r{{[0-9]+}}
  %0 = load i16* %p, align 2
  %or3 = or i16 %0, %x
  store i16 %or3, i16* %p, align 2
  ret void
}

define void @memop_signed_short_and(i16* nocapture %p, i16 signext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}&={{ *}}r{{[0-9]+}}
  %0 = load i16* %p, align 2
  %and3 = and i16 %0, %x
  store i16 %and3, i16* %p, align 2
  ret void
}

define void @memop_signed_short_clrbit(i16* nocapture %p) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %0 = load i16* %p, align 2
  %conv2 = zext i16 %0 to i32
  %and = and i32 %conv2, 65503
  %conv1 = trunc i32 %and to i16
  store i16 %conv1, i16* %p, align 2
  ret void
}

define void @memop_signed_short_setbit(i16* nocapture %p) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %0 = load i16* %p, align 2
  %conv2 = zext i16 %0 to i32
  %or = or i32 %conv2, 128
  %conv1 = trunc i32 %or to i16
  store i16 %conv1, i16* %p, align 2
  ret void
}

define void @memop_signed_short_add5_index(i16* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}#5
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %conv2 = zext i16 %0 to i32
  %add = add nsw i32 %conv2, 5
  %conv1 = trunc i32 %add to i16
  store i16 %conv1, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_add_index(i16* nocapture %p, i32 %i, i16 signext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}r{{[0-9]+}}
  %conv4 = zext i16 %x to i32
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %conv13 = zext i16 %0 to i32
  %add = add nsw i32 %conv13, %conv4
  %conv2 = trunc i32 %add to i16
  store i16 %conv2, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_sub_index(i16* nocapture %p, i32 %i, i16 signext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}-={{ *}}r{{[0-9]+}}
  %conv4 = zext i16 %x to i32
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %conv13 = zext i16 %0 to i32
  %sub = sub nsw i32 %conv13, %conv4
  %conv2 = trunc i32 %sub to i16
  store i16 %conv2, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_or_index(i16* nocapture %p, i32 %i, i16 signext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}|={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %or3 = or i16 %0, %x
  store i16 %or3, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_and_index(i16* nocapture %p, i32 %i, i16 signext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}&={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %and3 = and i16 %0, %x
  store i16 %and3, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_clrbit_index(i16* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %conv2 = zext i16 %0 to i32
  %and = and i32 %conv2, 65503
  %conv1 = trunc i32 %and to i16
  store i16 %conv1, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_setbit_index(i16* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %add.ptr = getelementptr inbounds i16* %p, i32 %i
  %0 = load i16* %add.ptr, align 2
  %conv2 = zext i16 %0 to i32
  %or = or i32 %conv2, 128
  %conv1 = trunc i32 %or to i16
  store i16 %conv1, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_add5_index5(i16* nocapture %p) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}+={{ *}}#5
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %conv2 = zext i16 %0 to i32
  %add = add nsw i32 %conv2, 5
  %conv1 = trunc i32 %add to i16
  store i16 %conv1, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_add_index5(i16* nocapture %p, i16 signext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}+={{ *}}r{{[0-9]+}}
  %conv4 = zext i16 %x to i32
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %conv13 = zext i16 %0 to i32
  %add = add nsw i32 %conv13, %conv4
  %conv2 = trunc i32 %add to i16
  store i16 %conv2, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_sub_index5(i16* nocapture %p, i16 signext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}-={{ *}}r{{[0-9]+}}
  %conv4 = zext i16 %x to i32
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %conv13 = zext i16 %0 to i32
  %sub = sub nsw i32 %conv13, %conv4
  %conv2 = trunc i32 %sub to i16
  store i16 %conv2, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_or_index5(i16* nocapture %p, i16 signext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}|={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %or3 = or i16 %0, %x
  store i16 %or3, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_and_index5(i16* nocapture %p, i16 signext %x) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}&={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %and3 = and i16 %0, %x
  store i16 %and3, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_clrbit_index5(i16* nocapture %p) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %conv2 = zext i16 %0 to i32
  %and = and i32 %conv2, 65503
  %conv1 = trunc i32 %and to i16
  store i16 %conv1, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_short_setbit_index5(i16* nocapture %p) nounwind {
entry:
; CHECK:  memh(r{{[0-9]+}}{{ *}}+{{ *}}#10){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %add.ptr = getelementptr inbounds i16* %p, i32 5
  %0 = load i16* %add.ptr, align 2
  %conv2 = zext i16 %0 to i32
  %or = or i32 %conv2, 128
  %conv1 = trunc i32 %or to i16
  store i16 %conv1, i16* %add.ptr, align 2
  ret void
}

define void @memop_signed_int_add5(i32* nocapture %p) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}#5
  %0 = load i32* %p, align 4
  %add = add i32 %0, 5
  store i32 %add, i32* %p, align 4
  ret void
}

define void @memop_signed_int_add(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}r{{[0-9]+}}
  %0 = load i32* %p, align 4
  %add = add i32 %0, %x
  store i32 %add, i32* %p, align 4
  ret void
}

define void @memop_signed_int_sub(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}-={{ *}}r{{[0-9]+}}
  %0 = load i32* %p, align 4
  %sub = sub i32 %0, %x
  store i32 %sub, i32* %p, align 4
  ret void
}

define void @memop_signed_int_or(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}|={{ *}}r{{[0-9]+}}
  %0 = load i32* %p, align 4
  %or = or i32 %0, %x
  store i32 %or, i32* %p, align 4
  ret void
}

define void @memop_signed_int_and(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}&={{ *}}r{{[0-9]+}}
  %0 = load i32* %p, align 4
  %and = and i32 %0, %x
  store i32 %and, i32* %p, align 4
  ret void
}

define void @memop_signed_int_clrbit(i32* nocapture %p) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %0 = load i32* %p, align 4
  %and = and i32 %0, -33
  store i32 %and, i32* %p, align 4
  ret void
}

define void @memop_signed_int_setbit(i32* nocapture %p) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %0 = load i32* %p, align 4
  %or = or i32 %0, 128
  store i32 %or, i32* %p, align 4
  ret void
}

define void @memop_signed_int_add5_index(i32* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}#5
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %add = add i32 %0, 5
  store i32 %add, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_add_index(i32* nocapture %p, i32 %i, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %add = add i32 %0, %x
  store i32 %add, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_sub_index(i32* nocapture %p, i32 %i, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}-={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %sub = sub i32 %0, %x
  store i32 %sub, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_or_index(i32* nocapture %p, i32 %i, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}|={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %or = or i32 %0, %x
  store i32 %or, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_and_index(i32* nocapture %p, i32 %i, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}&={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %and = and i32 %0, %x
  store i32 %and, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_clrbit_index(i32* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %and = and i32 %0, -33
  store i32 %and, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_setbit_index(i32* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %or = or i32 %0, 128
  store i32 %or, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_add5_index5(i32* nocapture %p) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}+={{ *}}#5
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %add = add i32 %0, 5
  store i32 %add, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_add_index5(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}+={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %add = add i32 %0, %x
  store i32 %add, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_sub_index5(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}-={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %sub = sub i32 %0, %x
  store i32 %sub, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_or_index5(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}|={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %or = or i32 %0, %x
  store i32 %or, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_and_index5(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}&={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %and = and i32 %0, %x
  store i32 %and, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_clrbit_index5(i32* nocapture %p) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %and = and i32 %0, -33
  store i32 %and, i32* %add.ptr, align 4
  ret void
}

define void @memop_signed_int_setbit_index5(i32* nocapture %p) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %or = or i32 %0, 128
  store i32 %or, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_add5(i32* nocapture %p) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}#5
  %0 = load i32* %p, align 4
  %add = add nsw i32 %0, 5
  store i32 %add, i32* %p, align 4
  ret void
}

define void @memop_unsigned_int_add(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}r{{[0-9]+}}
  %0 = load i32* %p, align 4
  %add = add nsw i32 %0, %x
  store i32 %add, i32* %p, align 4
  ret void
}

define void @memop_unsigned_int_sub(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}-={{ *}}r{{[0-9]+}}
  %0 = load i32* %p, align 4
  %sub = sub nsw i32 %0, %x
  store i32 %sub, i32* %p, align 4
  ret void
}

define void @memop_unsigned_int_or(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}|={{ *}}r{{[0-9]+}}
  %0 = load i32* %p, align 4
  %or = or i32 %0, %x
  store i32 %or, i32* %p, align 4
  ret void
}

define void @memop_unsigned_int_and(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}&={{ *}}r{{[0-9]+}}
  %0 = load i32* %p, align 4
  %and = and i32 %0, %x
  store i32 %and, i32* %p, align 4
  ret void
}

define void @memop_unsigned_int_clrbit(i32* nocapture %p) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %0 = load i32* %p, align 4
  %and = and i32 %0, -33
  store i32 %and, i32* %p, align 4
  ret void
}

define void @memop_unsigned_int_setbit(i32* nocapture %p) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %0 = load i32* %p, align 4
  %or = or i32 %0, 128
  store i32 %or, i32* %p, align 4
  ret void
}

define void @memop_unsigned_int_add5_index(i32* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}#5
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %add = add nsw i32 %0, 5
  store i32 %add, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_add_index(i32* nocapture %p, i32 %i, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}+={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %add = add nsw i32 %0, %x
  store i32 %add, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_sub_index(i32* nocapture %p, i32 %i, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}-={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %sub = sub nsw i32 %0, %x
  store i32 %sub, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_or_index(i32* nocapture %p, i32 %i, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}|={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %or = or i32 %0, %x
  store i32 %or, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_and_index(i32* nocapture %p, i32 %i, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}&={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %and = and i32 %0, %x
  store i32 %and, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_clrbit_index(i32* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %and = and i32 %0, -33
  store i32 %and, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_setbit_index(i32* nocapture %p, i32 %i) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#0){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %add.ptr = getelementptr inbounds i32* %p, i32 %i
  %0 = load i32* %add.ptr, align 4
  %or = or i32 %0, 128
  store i32 %or, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_add5_index5(i32* nocapture %p) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}+={{ *}}#5
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %add = add nsw i32 %0, 5
  store i32 %add, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_add_index5(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}+={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %add = add nsw i32 %0, %x
  store i32 %add, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_sub_index5(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}-={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %sub = sub nsw i32 %0, %x
  store i32 %sub, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_or_index5(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}|={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %or = or i32 %0, %x
  store i32 %or, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_and_index5(i32* nocapture %p, i32 %x) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}&={{ *}}r{{[0-9]+}}
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %and = and i32 %0, %x
  store i32 %and, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_clrbit_index5(i32* nocapture %p) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}={{ *}}clrbit({{ *}}#5{{ *}})
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %and = and i32 %0, -33
  store i32 %and, i32* %add.ptr, align 4
  ret void
}

define void @memop_unsigned_int_setbit_index5(i32* nocapture %p) nounwind {
entry:
; CHECK:  memw(r{{[0-9]+}}{{ *}}+{{ *}}#20){{ *}}={{ *}}setbit({{ *}}#7{{ *}})
  %add.ptr = getelementptr inbounds i32* %p, i32 5
  %0 = load i32* %add.ptr, align 4
  %or = or i32 %0, 128
  store i32 %or, i32* %add.ptr, align 4
  ret void
}