Gitiles
Code Review Sign In
gerrit-public.fairphone.software / toolchain / llvm-project / 4b2f8a990e104bac335945dd7d1b1b48bde39cbd / . / llvm / test / CodeGen / ARM64 / fast-isel-intrinsic.ll
blob: 6443d82e2cc2294e10521329bebe24b46e39324d [file] [log] [blame]
Tim Northover00ed9962014-03-29 10:18:08 +0000[diff] [blame]1; RUN: llc < %s -O0 -fast-isel-abort -relocation-model=dynamic-no-pic -mtriple=arm64-apple-ios | FileCheck %s --check-prefix=ARM64
2
3@message = global [80 x i8] c"The LLVM Compiler Infrastructure\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", align 16
4@temp = common global [80 x i8] zeroinitializer, align 16
5
6define void @t1() {
7; ARM64: t1
8; ARM64: adrp x8, _message@PAGE
9; ARM64: add x0, x8, _message@PAGEOFF
10; ARM64: movz w9, #0
11; ARM64: movz x2, #80
12; ARM64: uxtb w1, w9
13; ARM64: bl _memset
14 call void @llvm.memset.p0i8.i64(i8* getelementptr inbounds ([80 x i8]* @message, i32 0, i32 0), i8 0, i64 80, i32 16, i1 false)
15 ret void
16}
17
18declare void @llvm.memset.p0i8.i64(i8* nocapture, i8, i64, i32, i1)
19
20define void @t2() {
21; ARM64: t2
22; ARM64: adrp x8, _temp@GOTPAGE
23; ARM64: ldr x0, [x8, _temp@GOTPAGEOFF]
24; ARM64: adrp x8, _message@PAGE
25; ARM64: add x1, x8, _message@PAGEOFF
26; ARM64: movz x2, #80
27; ARM64: bl _memcpy
28 call void @llvm.memcpy.p0i8.p0i8.i64(i8* getelementptr inbounds ([80 x i8]* @temp, i32 0, i32 0), i8* getelementptr inbounds ([80 x i8]* @message, i32 0, i32 0), i64 80, i32 16, i1 false)
29 ret void
30}
31
32declare void @llvm.memcpy.p0i8.p0i8.i64(i8* nocapture, i8* nocapture, i64, i32, i1)
33
34define void @t3() {
35; ARM64: t3
36; ARM64: adrp x8, _temp@GOTPAGE
37; ARM64: ldr x0, [x8, _temp@GOTPAGEOFF]
38; ARM64: adrp x8, _message@PAGE
39; ARM64: add x1, x8, _message@PAGEOFF
40; ARM64: movz x2, #20
41; ARM64: bl _memmove
42 call void @llvm.memmove.p0i8.p0i8.i64(i8* getelementptr inbounds ([80 x i8]* @temp, i32 0, i32 0), i8* getelementptr inbounds ([80 x i8]* @message, i32 0, i32 0), i64 20, i32 16, i1 false)
43 ret void
44}
45
46declare void @llvm.memmove.p0i8.p0i8.i64(i8* nocapture, i8* nocapture, i64, i32, i1)
47
48define void @t4() {
49; ARM64: t4
50; ARM64: adrp x8, _temp@GOTPAGE
51; ARM64: ldr x8, [x8, _temp@GOTPAGEOFF]
52; ARM64: adrp x9, _message@PAGE
53; ARM64: add x9, x9, _message@PAGEOFF
54; ARM64: ldr x10, [x9]
55; ARM64: str x10, [x8]
56; ARM64: ldr x10, [x9, #8]
57; ARM64: str x10, [x8, #8]
58; ARM64: ldrb w11, [x9, #16]
59; ARM64: strb w11, [x8, #16]
60; ARM64: ret
61 call void @llvm.memcpy.p0i8.p0i8.i64(i8* getelementptr inbounds ([80 x i8]* @temp, i32 0, i32 0), i8* getelementptr inbounds ([80 x i8]* @message, i32 0, i32 0), i64 17, i32 16, i1 false)
62 ret void
63}
64
65define void @t5() {
66; ARM64: t5
67; ARM64: adrp x8, _temp@GOTPAGE
68; ARM64: ldr x8, [x8, _temp@GOTPAGEOFF]
69; ARM64: adrp x9, _message@PAGE
70; ARM64: add x9, x9, _message@PAGEOFF
71; ARM64: ldr x10, [x9]
72; ARM64: str x10, [x8]
73; ARM64: ldr x10, [x9, #8]
74; ARM64: str x10, [x8, #8]
75; ARM64: ldrb w11, [x9, #16]
76; ARM64: strb w11, [x8, #16]
77; ARM64: ret
78 call void @llvm.memcpy.p0i8.p0i8.i64(i8* getelementptr inbounds ([80 x i8]* @temp, i32 0, i32 0), i8* getelementptr inbounds ([80 x i8]* @message, i32 0, i32 0), i64 17, i32 8, i1 false)
79 ret void
80}
81
82define void @t6() {
83; ARM64: t6
84; ARM64: adrp x8, _temp@GOTPAGE
85; ARM64: ldr x8, [x8, _temp@GOTPAGEOFF]
86; ARM64: adrp x9, _message@PAGE
87; ARM64: add x9, x9, _message@PAGEOFF
88; ARM64: ldr w10, [x9]
89; ARM64: str w10, [x8]
90; ARM64: ldr w10, [x9, #4]
91; ARM64: str w10, [x8, #4]
92; ARM64: ldrb w10, [x9, #8]
93; ARM64: strb w10, [x8, #8]
94; ARM64: ret
95 call void @llvm.memcpy.p0i8.p0i8.i64(i8* getelementptr inbounds ([80 x i8]* @temp, i32 0, i32 0), i8* getelementptr inbounds ([80 x i8]* @message, i32 0, i32 0), i64 9, i32 4, i1 false)
96 ret void
97}
98
99define void @t7() {
100; ARM64: t7
101; ARM64: adrp x8, _temp@GOTPAGE
102; ARM64: ldr x8, [x8, _temp@GOTPAGEOFF]
103; ARM64: adrp x9, _message@PAGE
104; ARM64: add x9, x9, _message@PAGEOFF
105; ARM64: ldrh w10, [x9]
106; ARM64: strh w10, [x8]
107; ARM64: ldrh w10, [x9, #2]
108; ARM64: strh w10, [x8, #2]
109; ARM64: ldrh w10, [x9, #4]
110; ARM64: strh w10, [x8, #4]
111; ARM64: ldrb w10, [x9, #6]
112; ARM64: strb w10, [x8, #6]
113; ARM64: ret
114 call void @llvm.memcpy.p0i8.p0i8.i64(i8* getelementptr inbounds ([80 x i8]* @temp, i32 0, i32 0), i8* getelementptr inbounds ([80 x i8]* @message, i32 0, i32 0), i64 7, i32 2, i1 false)
115 ret void
116}
117
118define void @t8() {
119; ARM64: t8
120; ARM64: adrp x8, _temp@GOTPAGE
121; ARM64: ldr x8, [x8, _temp@GOTPAGEOFF]
122; ARM64: adrp x9, _message@PAGE
123; ARM64: add x9, x9, _message@PAGEOFF
124; ARM64: ldrb w10, [x9]
125; ARM64: strb w10, [x8]
126; ARM64: ldrb w10, [x9, #1]
127; ARM64: strb w10, [x8, #1]
128; ARM64: ldrb w10, [x9, #2]
129; ARM64: strb w10, [x8, #2]
130; ARM64: ldrb w10, [x9, #3]
131; ARM64: strb w10, [x8, #3]
132; ARM64: ret
133 call void @llvm.memcpy.p0i8.p0i8.i64(i8* getelementptr inbounds ([80 x i8]* @temp, i32 0, i32 0), i8* getelementptr inbounds ([80 x i8]* @message, i32 0, i32 0), i64 4, i32 1, i1 false)
134 ret void
135}