blob: 3614333037c43b91e78e49cb7e52ffdd033c211c [file] [log] [blame]
Quentin Colombet2ad1f852016-02-11 17:44:59 +00001//===-- llvm/CodeGen/GlobalISel/MachineIRBuilder.cpp - MIBuilder--*- C++ -*-==//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9/// \file
10/// This file implements the MachineIRBuidler class.
11//===----------------------------------------------------------------------===//
12#include "llvm/CodeGen/GlobalISel/MachineIRBuilder.h"
13
14#include "llvm/CodeGen/MachineFunction.h"
15#include "llvm/CodeGen/MachineInstr.h"
16#include "llvm/CodeGen/MachineInstrBuilder.h"
Tim Northover0f140c72016-09-09 11:46:34 +000017#include "llvm/CodeGen/MachineRegisterInfo.h"
Tim Northover09aac4a2017-01-26 23:39:14 +000018#include "llvm/IR/DebugInfo.h"
Quentin Colombet2ad1f852016-02-11 17:44:59 +000019#include "llvm/Target/TargetInstrInfo.h"
Quentin Colombet8fd67182016-02-11 21:16:56 +000020#include "llvm/Target/TargetOpcodes.h"
Quentin Colombet2ad1f852016-02-11 17:44:59 +000021#include "llvm/Target/TargetSubtargetInfo.h"
22
23using namespace llvm;
24
Quentin Colombet000b5802016-03-11 17:27:51 +000025void MachineIRBuilder::setMF(MachineFunction &MF) {
Quentin Colombet2ad1f852016-02-11 17:44:59 +000026 this->MF = &MF;
27 this->MBB = nullptr;
Tim Northover0f140c72016-09-09 11:46:34 +000028 this->MRI = &MF.getRegInfo();
Quentin Colombet2ad1f852016-02-11 17:44:59 +000029 this->TII = MF.getSubtarget().getInstrInfo();
30 this->DL = DebugLoc();
Tim Northover05cc4852016-12-07 21:05:38 +000031 this->II = MachineBasicBlock::iterator();
Tim Northover438c77c2016-08-25 17:37:32 +000032 this->InsertedInstr = nullptr;
Quentin Colombet2ad1f852016-02-11 17:44:59 +000033}
34
Tim Northover05cc4852016-12-07 21:05:38 +000035void MachineIRBuilder::setMBB(MachineBasicBlock &MBB) {
Quentin Colombet2ad1f852016-02-11 17:44:59 +000036 this->MBB = &MBB;
Tim Northover05cc4852016-12-07 21:05:38 +000037 this->II = MBB.end();
Quentin Colombet2ad1f852016-02-11 17:44:59 +000038 assert(&getMF() == MBB.getParent() &&
39 "Basic block is in a different function");
40}
41
Tim Northover05cc4852016-12-07 21:05:38 +000042void MachineIRBuilder::setInstr(MachineInstr &MI) {
Quentin Colombet2ad1f852016-02-11 17:44:59 +000043 assert(MI.getParent() && "Instruction is not part of a basic block");
Quentin Colombet91ebd712016-03-11 17:27:47 +000044 setMBB(*MI.getParent());
Tim Northover05cc4852016-12-07 21:05:38 +000045 this->II = MI.getIterator();
Quentin Colombet2ad1f852016-02-11 17:44:59 +000046}
47
Tim Northover05cc4852016-12-07 21:05:38 +000048void MachineIRBuilder::setInsertPt(MachineBasicBlock &MBB,
49 MachineBasicBlock::iterator II) {
50 assert(MBB.getParent() == &getMF() &&
51 "Basic block is in a different function");
52 this->MBB = &MBB;
53 this->II = II;
Quentin Colombet2ad1f852016-02-11 17:44:59 +000054}
55
Tim Northover438c77c2016-08-25 17:37:32 +000056void MachineIRBuilder::recordInsertions(
57 std::function<void(MachineInstr *)> Inserted) {
Benjamin Kramer061f4a52017-01-13 14:39:03 +000058 InsertedInstr = std::move(Inserted);
Tim Northover438c77c2016-08-25 17:37:32 +000059}
60
61void MachineIRBuilder::stopRecordingInsertions() {
62 InsertedInstr = nullptr;
63}
64
Quentin Colombetf9b49342016-03-11 17:27:58 +000065//------------------------------------------------------------------------------
66// Build instruction variants.
67//------------------------------------------------------------------------------
Tim Northovercc5f7622016-07-26 16:45:26 +000068
Tim Northover0f140c72016-09-09 11:46:34 +000069MachineInstrBuilder MachineIRBuilder::buildInstr(unsigned Opcode) {
Tim Northovera5e38fa2016-09-22 13:49:25 +000070 return insertInstr(buildInstrNoInsert(Opcode));
71}
72
73MachineInstrBuilder MachineIRBuilder::buildInstrNoInsert(unsigned Opcode) {
Tim Northovera51575f2016-07-29 17:43:52 +000074 MachineInstrBuilder MIB = BuildMI(getMF(), DL, getTII().get(Opcode));
Tim Northovera5e38fa2016-09-22 13:49:25 +000075 return MIB;
76}
77
78
79MachineInstrBuilder MachineIRBuilder::insertInstr(MachineInstrBuilder MIB) {
Tim Northovera51575f2016-07-29 17:43:52 +000080 getMBB().insert(getInsertPt(), MIB);
Tim Northover438c77c2016-08-25 17:37:32 +000081 if (InsertedInstr)
82 InsertedInstr(MIB);
Tim Northovera51575f2016-07-29 17:43:52 +000083 return MIB;
Quentin Colombet74d7d2f2016-02-11 18:53:28 +000084}
85
Tim Northover09aac4a2017-01-26 23:39:14 +000086MachineInstrBuilder MachineIRBuilder::buildDirectDbgValue(
87 unsigned Reg, const MDNode *Variable, const MDNode *Expr) {
88 assert(isa<DILocalVariable>(Variable) && "not a variable");
89 assert(cast<DIExpression>(Expr)->isValid() && "not an expression");
90 assert(cast<DILocalVariable>(Variable)->isValidLocationForIntrinsic(DL) &&
91 "Expected inlined-at fields to agree");
92 return buildInstr(TargetOpcode::DBG_VALUE)
93 .addReg(Reg, RegState::Debug)
94 .addReg(0, RegState::Debug)
95 .addMetadata(Variable)
96 .addMetadata(Expr);
97}
98
99MachineInstrBuilder MachineIRBuilder::buildIndirectDbgValue(
100 unsigned Reg, unsigned Offset, const MDNode *Variable, const MDNode *Expr) {
101 assert(isa<DILocalVariable>(Variable) && "not a variable");
102 assert(cast<DIExpression>(Expr)->isValid() && "not an expression");
103 assert(cast<DILocalVariable>(Variable)->isValidLocationForIntrinsic(DL) &&
104 "Expected inlined-at fields to agree");
105 return buildInstr(TargetOpcode::DBG_VALUE)
106 .addReg(Reg, RegState::Debug)
107 .addImm(Offset)
108 .addMetadata(Variable)
109 .addMetadata(Expr);
110}
111
112MachineInstrBuilder MachineIRBuilder::buildFIDbgValue(int FI,
113 const MDNode *Variable,
114 const MDNode *Expr) {
115 assert(isa<DILocalVariable>(Variable) && "not a variable");
116 assert(cast<DIExpression>(Expr)->isValid() && "not an expression");
117 assert(cast<DILocalVariable>(Variable)->isValidLocationForIntrinsic(DL) &&
118 "Expected inlined-at fields to agree");
119 return buildInstr(TargetOpcode::DBG_VALUE)
120 .addFrameIndex(FI)
121 .addImm(0)
122 .addMetadata(Variable)
123 .addMetadata(Expr);
124}
125
126MachineInstrBuilder MachineIRBuilder::buildConstDbgValue(const Constant &C,
127 unsigned Offset,
128 const MDNode *Variable,
129 const MDNode *Expr) {
130 assert(isa<DILocalVariable>(Variable) && "not a variable");
131 assert(cast<DIExpression>(Expr)->isValid() && "not an expression");
132 assert(cast<DILocalVariable>(Variable)->isValidLocationForIntrinsic(DL) &&
133 "Expected inlined-at fields to agree");
134 auto MIB = buildInstr(TargetOpcode::DBG_VALUE);
135 if (auto *CI = dyn_cast<ConstantInt>(&C)) {
136 if (CI->getBitWidth() > 64)
137 MIB.addCImm(CI);
138 else
139 MIB.addImm(CI->getZExtValue());
140 } else
141 MIB.addFPImm(&cast<ConstantFP>(C));
142
143 return MIB.addImm(Offset).addMetadata(Variable).addMetadata(Expr);
144}
145
Tim Northover0f140c72016-09-09 11:46:34 +0000146MachineInstrBuilder MachineIRBuilder::buildFrameIndex(unsigned Res, int Idx) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000147 assert(MRI->getType(Res).isPointer() && "invalid operand type");
Tim Northover0f140c72016-09-09 11:46:34 +0000148 return buildInstr(TargetOpcode::G_FRAME_INDEX)
Tim Northovera51575f2016-07-29 17:43:52 +0000149 .addDef(Res)
150 .addFrameIndex(Idx);
Tim Northoverbd505462016-07-22 16:59:52 +0000151}
Tim Northover33b07d62016-07-22 20:03:43 +0000152
Tim Northover032548f2016-09-12 12:10:41 +0000153MachineInstrBuilder MachineIRBuilder::buildGlobalValue(unsigned Res,
154 const GlobalValue *GV) {
155 assert(MRI->getType(Res).isPointer() && "invalid operand type");
156 assert(MRI->getType(Res).getAddressSpace() ==
157 GV->getType()->getAddressSpace() &&
158 "address space mismatch");
159
160 return buildInstr(TargetOpcode::G_GLOBAL_VALUE)
161 .addDef(Res)
162 .addGlobalAddress(GV);
163}
164
Tim Northover0f140c72016-09-09 11:46:34 +0000165MachineInstrBuilder MachineIRBuilder::buildAdd(unsigned Res, unsigned Op0,
166 unsigned Op1) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000167 assert((MRI->getType(Res).isScalar() || MRI->getType(Res).isVector()) &&
168 "invalid operand type");
169 assert(MRI->getType(Res) == MRI->getType(Op0) &&
170 MRI->getType(Res) == MRI->getType(Op1) && "type mismatch");
171
Tim Northover0f140c72016-09-09 11:46:34 +0000172 return buildInstr(TargetOpcode::G_ADD)
Tim Northovera51575f2016-07-29 17:43:52 +0000173 .addDef(Res)
174 .addUse(Op0)
175 .addUse(Op1);
Tim Northover33b07d62016-07-22 20:03:43 +0000176}
177
Tim Northovera7653b32016-09-12 11:20:22 +0000178MachineInstrBuilder MachineIRBuilder::buildGEP(unsigned Res, unsigned Op0,
179 unsigned Op1) {
180 assert(MRI->getType(Res).isPointer() &&
181 MRI->getType(Res) == MRI->getType(Op0) && "type mismatch");
182 assert(MRI->getType(Op1).isScalar() && "invalid offset type");
183
184 return buildInstr(TargetOpcode::G_GEP)
185 .addDef(Res)
186 .addUse(Op0)
187 .addUse(Op1);
188}
189
Tim Northoverc2f89562017-02-14 20:56:18 +0000190MachineInstrBuilder MachineIRBuilder::buildPtrMask(unsigned Res, unsigned Op0,
191 uint32_t NumBits) {
192 assert(MRI->getType(Res).isPointer() &&
193 MRI->getType(Res) == MRI->getType(Op0) && "type mismatch");
194
195 return buildInstr(TargetOpcode::G_PTR_MASK)
196 .addDef(Res)
197 .addUse(Op0)
198 .addImm(NumBits);
199}
200
Tim Northover0f140c72016-09-09 11:46:34 +0000201MachineInstrBuilder MachineIRBuilder::buildSub(unsigned Res, unsigned Op0,
202 unsigned Op1) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000203 assert((MRI->getType(Res).isScalar() || MRI->getType(Res).isVector()) &&
204 "invalid operand type");
205 assert(MRI->getType(Res) == MRI->getType(Op0) &&
206 MRI->getType(Res) == MRI->getType(Op1) && "type mismatch");
207
Tim Northover0f140c72016-09-09 11:46:34 +0000208 return buildInstr(TargetOpcode::G_SUB)
Tim Northovercecee562016-08-26 17:46:13 +0000209 .addDef(Res)
210 .addUse(Op0)
211 .addUse(Op1);
212}
213
Tim Northover0f140c72016-09-09 11:46:34 +0000214MachineInstrBuilder MachineIRBuilder::buildMul(unsigned Res, unsigned Op0,
215 unsigned Op1) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000216 assert((MRI->getType(Res).isScalar() || MRI->getType(Res).isVector()) &&
217 "invalid operand type");
218 assert(MRI->getType(Res) == MRI->getType(Op0) &&
219 MRI->getType(Res) == MRI->getType(Op1) && "type mismatch");
220
Tim Northover0f140c72016-09-09 11:46:34 +0000221 return buildInstr(TargetOpcode::G_MUL)
Tim Northovercecee562016-08-26 17:46:13 +0000222 .addDef(Res)
223 .addUse(Op0)
224 .addUse(Op1);
225}
226
Tim Northoverc3e3f592017-02-03 18:22:45 +0000227MachineInstrBuilder MachineIRBuilder::buildAnd(unsigned Res, unsigned Op0,
228 unsigned Op1) {
229 assert((MRI->getType(Res).isScalar() || MRI->getType(Res).isVector()) &&
230 "invalid operand type");
231 assert(MRI->getType(Res) == MRI->getType(Op0) &&
232 MRI->getType(Res) == MRI->getType(Op1) && "type mismatch");
233
234 return buildInstr(TargetOpcode::G_AND)
235 .addDef(Res)
236 .addUse(Op0)
237 .addUse(Op1);
238}
239
Tim Northovera51575f2016-07-29 17:43:52 +0000240MachineInstrBuilder MachineIRBuilder::buildBr(MachineBasicBlock &Dest) {
Tim Northover0f140c72016-09-09 11:46:34 +0000241 return buildInstr(TargetOpcode::G_BR).addMBB(&Dest);
Tim Northovercc5f7622016-07-26 16:45:26 +0000242}
243
Kristof Beyls65a12c02017-01-30 09:13:18 +0000244MachineInstrBuilder MachineIRBuilder::buildBrIndirect(unsigned Tgt) {
245 return buildInstr(TargetOpcode::G_BRINDIRECT).addUse(Tgt);
246}
247
Tim Northovera51575f2016-07-29 17:43:52 +0000248MachineInstrBuilder MachineIRBuilder::buildCopy(unsigned Res, unsigned Op) {
249 return buildInstr(TargetOpcode::COPY).addDef(Res).addUse(Op);
Tim Northover756eca32016-07-26 16:45:30 +0000250}
251
Tim Northover9267ac52016-12-05 21:47:07 +0000252MachineInstrBuilder MachineIRBuilder::buildConstant(unsigned Res,
253 const ConstantInt &Val) {
254 LLT Ty = MRI->getType(Res);
Tim Northover1f8b1db2016-09-09 11:46:58 +0000255
Sam McCall03435f52016-12-06 10:14:36 +0000256 assert((Ty.isScalar() || Ty.isPointer()) && "invalid operand type");
Tim Northover9267ac52016-12-05 21:47:07 +0000257
258 const ConstantInt *NewVal = &Val;
259 if (Ty.getSizeInBits() != Val.getBitWidth())
260 NewVal = ConstantInt::get(MF->getFunction()->getContext(),
261 Val.getValue().sextOrTrunc(Ty.getSizeInBits()));
262
263 return buildInstr(TargetOpcode::G_CONSTANT).addDef(Res).addCImm(NewVal);
264}
265
266MachineInstrBuilder MachineIRBuilder::buildConstant(unsigned Res,
267 int64_t Val) {
268 auto IntN = IntegerType::get(MF->getFunction()->getContext(),
269 MRI->getType(Res).getSizeInBits());
270 ConstantInt *CI = ConstantInt::get(IntN, Val, true);
271 return buildConstant(Res, *CI);
Tim Northover9656f142016-08-04 20:54:13 +0000272}
273
Tim Northover0f140c72016-09-09 11:46:34 +0000274MachineInstrBuilder MachineIRBuilder::buildFConstant(unsigned Res,
275 const ConstantFP &Val) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000276 assert(MRI->getType(Res).isScalar() && "invalid operand type");
277
Tim Northover0f140c72016-09-09 11:46:34 +0000278 return buildInstr(TargetOpcode::G_FCONSTANT).addDef(Res).addFPImm(&Val);
Tim Northoverb16734f2016-08-19 20:09:15 +0000279}
280
Tim Northover0f140c72016-09-09 11:46:34 +0000281MachineInstrBuilder MachineIRBuilder::buildBrCond(unsigned Tst,
Tim Northover69c2ba52016-07-29 17:58:00 +0000282 MachineBasicBlock &Dest) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000283 assert(MRI->getType(Tst).isScalar() && "invalid operand type");
284
Tim Northover0f140c72016-09-09 11:46:34 +0000285 return buildInstr(TargetOpcode::G_BRCOND).addUse(Tst).addMBB(&Dest);
Tim Northover69c2ba52016-07-29 17:58:00 +0000286}
287
Tim Northover0f140c72016-09-09 11:46:34 +0000288MachineInstrBuilder MachineIRBuilder::buildLoad(unsigned Res, unsigned Addr,
289 MachineMemOperand &MMO) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000290 assert(MRI->getType(Res).isValid() && "invalid operand type");
291 assert(MRI->getType(Addr).isPointer() && "invalid operand type");
292
Tim Northover0f140c72016-09-09 11:46:34 +0000293 return buildInstr(TargetOpcode::G_LOAD)
Tim Northovera51575f2016-07-29 17:43:52 +0000294 .addDef(Res)
295 .addUse(Addr)
296 .addMemOperand(&MMO);
Tim Northoverad2b7172016-07-26 20:23:26 +0000297}
298
Tim Northover0f140c72016-09-09 11:46:34 +0000299MachineInstrBuilder MachineIRBuilder::buildStore(unsigned Val, unsigned Addr,
300 MachineMemOperand &MMO) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000301 assert(MRI->getType(Val).isValid() && "invalid operand type");
302 assert(MRI->getType(Addr).isPointer() && "invalid operand type");
303
Tim Northover0f140c72016-09-09 11:46:34 +0000304 return buildInstr(TargetOpcode::G_STORE)
Tim Northovera51575f2016-07-29 17:43:52 +0000305 .addUse(Val)
306 .addUse(Addr)
307 .addMemOperand(&MMO);
Tim Northoverad2b7172016-07-26 20:23:26 +0000308}
309
Tim Northover0f140c72016-09-09 11:46:34 +0000310MachineInstrBuilder MachineIRBuilder::buildUAdde(unsigned Res,
311 unsigned CarryOut,
312 unsigned Op0, unsigned Op1,
313 unsigned CarryIn) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000314 assert(MRI->getType(Res).isScalar() && "invalid operand type");
315 assert(MRI->getType(Res) == MRI->getType(Op0) &&
316 MRI->getType(Res) == MRI->getType(Op1) && "type mismatch");
317 assert(MRI->getType(CarryOut).isScalar() && "invalid operand type");
318 assert(MRI->getType(CarryOut) == MRI->getType(CarryIn) && "type mismatch");
319
Tim Northover0f140c72016-09-09 11:46:34 +0000320 return buildInstr(TargetOpcode::G_UADDE)
Tim Northover9656f142016-08-04 20:54:13 +0000321 .addDef(Res)
322 .addDef(CarryOut)
323 .addUse(Op0)
324 .addUse(Op1)
325 .addUse(CarryIn);
326}
327
Tim Northover0f140c72016-09-09 11:46:34 +0000328MachineInstrBuilder MachineIRBuilder::buildAnyExt(unsigned Res, unsigned Op) {
329 validateTruncExt(Res, Op, true);
330 return buildInstr(TargetOpcode::G_ANYEXT).addDef(Res).addUse(Op);
Tim Northover32335812016-08-04 18:35:11 +0000331}
332
Tim Northover0f140c72016-09-09 11:46:34 +0000333MachineInstrBuilder MachineIRBuilder::buildSExt(unsigned Res, unsigned Op) {
334 validateTruncExt(Res, Op, true);
335 return buildInstr(TargetOpcode::G_SEXT).addDef(Res).addUse(Op);
Tim Northover6cd4b232016-08-23 21:01:26 +0000336}
337
Tim Northover0f140c72016-09-09 11:46:34 +0000338MachineInstrBuilder MachineIRBuilder::buildZExt(unsigned Res, unsigned Op) {
339 validateTruncExt(Res, Op, true);
340 return buildInstr(TargetOpcode::G_ZEXT).addDef(Res).addUse(Op);
Tim Northover6cd4b232016-08-23 21:01:26 +0000341}
342
Tim Northovera7653b32016-09-12 11:20:22 +0000343MachineInstrBuilder MachineIRBuilder::buildSExtOrTrunc(unsigned Res,
344 unsigned Op) {
345 unsigned Opcode = TargetOpcode::COPY;
346 if (MRI->getType(Res).getSizeInBits() > MRI->getType(Op).getSizeInBits())
347 Opcode = TargetOpcode::G_SEXT;
348 else if (MRI->getType(Res).getSizeInBits() < MRI->getType(Op).getSizeInBits())
349 Opcode = TargetOpcode::G_TRUNC;
350
351 return buildInstr(Opcode).addDef(Res).addUse(Op);
352}
353
Tim Northoverc3e3f592017-02-03 18:22:45 +0000354MachineInstrBuilder MachineIRBuilder::buildZExtOrTrunc(unsigned Res,
355 unsigned Op) {
356 unsigned Opcode = TargetOpcode::COPY;
357 if (MRI->getType(Res).getSizeInBits() > MRI->getType(Op).getSizeInBits())
358 Opcode = TargetOpcode::G_ZEXT;
359 else if (MRI->getType(Res).getSizeInBits() < MRI->getType(Op).getSizeInBits())
360 Opcode = TargetOpcode::G_TRUNC;
361
362 return buildInstr(Opcode).addDef(Res).addUse(Op);
363}
364
Tim Northover95b6d5f2017-03-06 19:04:17 +0000365
366MachineInstrBuilder MachineIRBuilder::buildCast(unsigned Dst, unsigned Src) {
367 LLT SrcTy = MRI->getType(Src);
368 LLT DstTy = MRI->getType(Dst);
369 if (SrcTy == DstTy)
370 return buildCopy(Dst, Src);
371
372 unsigned Opcode;
373 if (SrcTy.isPointer() && DstTy.isScalar())
374 Opcode = TargetOpcode::G_PTRTOINT;
375 else if (DstTy.isPointer() && SrcTy.isScalar())
376 Opcode = TargetOpcode::G_INTTOPTR;
377 else {
378 assert(!SrcTy.isPointer() && !DstTy.isPointer() && "n G_ADDRCAST yet");
379 Opcode = TargetOpcode::G_BITCAST;
380 }
381
382 return buildInstr(Opcode).addDef(Dst).addUse(Src);
383}
384
Tim Northoverc2c545b2017-03-06 23:50:28 +0000385MachineInstrBuilder MachineIRBuilder::buildExtract(unsigned Res, unsigned Src,
386 uint64_t Index) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000387#ifndef NDEBUG
Tim Northover1f8b1db2016-09-09 11:46:58 +0000388 assert(MRI->getType(Src).isValid() && "invalid operand type");
Tim Northoverc2c545b2017-03-06 23:50:28 +0000389 assert(MRI->getType(Res).isValid() && "invalid operand type");
390 assert(Index + MRI->getType(Res).getSizeInBits() <=
391 MRI->getType(Src).getSizeInBits() &&
392 "extracting off end of register");
Tim Northover1f8b1db2016-09-09 11:46:58 +0000393#endif
394
Tim Northoverc2c545b2017-03-06 23:50:28 +0000395 if (MRI->getType(Res).getSizeInBits() == MRI->getType(Src).getSizeInBits()) {
396 assert(Index == 0 && "insertion past the end of a register");
397 return buildCast(Res, Src);
398 }
Tim Northover33b07d62016-07-22 20:03:43 +0000399
Tim Northoverc2c545b2017-03-06 23:50:28 +0000400 return buildInstr(TargetOpcode::G_EXTRACT)
401 .addDef(Res)
402 .addUse(Src)
403 .addImm(Index);
Tim Northover33b07d62016-07-22 20:03:43 +0000404}
405
Tim Northover91c81732016-08-19 17:17:06 +0000406MachineInstrBuilder
Tim Northover0f140c72016-09-09 11:46:34 +0000407MachineIRBuilder::buildSequence(unsigned Res,
Tim Northover91c81732016-08-19 17:17:06 +0000408 ArrayRef<unsigned> Ops,
Tim Northoverb18ea162016-09-20 15:20:36 +0000409 ArrayRef<uint64_t> Indices) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000410#ifndef NDEBUG
Tim Northover0f140c72016-09-09 11:46:34 +0000411 assert(Ops.size() == Indices.size() && "incompatible args");
Tim Northover26b76f22016-08-19 18:32:14 +0000412 assert(!Ops.empty() && "invalid trivial sequence");
Tim Northover991b12b2016-08-30 20:51:25 +0000413 assert(std::is_sorted(Indices.begin(), Indices.end()) &&
414 "sequence offsets must be in ascending order");
Tim Northover91c81732016-08-19 17:17:06 +0000415
Tim Northover1f8b1db2016-09-09 11:46:58 +0000416 assert(MRI->getType(Res).isValid() && "invalid operand type");
417 for (auto Op : Ops)
418 assert(MRI->getType(Op).isValid() && "invalid operand type");
419#endif
420
Tim Northover0f140c72016-09-09 11:46:34 +0000421 MachineInstrBuilder MIB = buildInstr(TargetOpcode::G_SEQUENCE);
Tim Northovera51575f2016-07-29 17:43:52 +0000422 MIB.addDef(Res);
Tim Northover91c81732016-08-19 17:17:06 +0000423 for (unsigned i = 0; i < Ops.size(); ++i) {
424 MIB.addUse(Ops[i]);
Tim Northover26b76f22016-08-19 18:32:14 +0000425 MIB.addImm(Indices[i]);
Tim Northover91c81732016-08-19 17:17:06 +0000426 }
Tim Northovera51575f2016-07-29 17:43:52 +0000427 return MIB;
Tim Northover33b07d62016-07-22 20:03:43 +0000428}
Tim Northover5fb414d2016-07-29 22:32:36 +0000429
Tim Northover81dafc12017-03-06 18:36:40 +0000430MachineInstrBuilder MachineIRBuilder::buildUndef(unsigned Res) {
431 return buildInstr(TargetOpcode::IMPLICIT_DEF).addDef(Res);
432}
433
Tim Northoverbf017292017-03-03 22:46:09 +0000434MachineInstrBuilder MachineIRBuilder::buildMerge(unsigned Res,
435 ArrayRef<unsigned> Ops) {
436
437#ifndef NDEBUG
438 assert(!Ops.empty() && "invalid trivial sequence");
439 LLT Ty = MRI->getType(Ops[0]);
440 for (auto Reg : Ops)
441 assert(MRI->getType(Reg) == Ty && "type mismatch in input list");
442 assert(Ops.size() * MRI->getType(Ops[0]).getSizeInBits() ==
443 MRI->getType(Res).getSizeInBits() &&
444 "input operands do not cover output register");
445#endif
446
447 MachineInstrBuilder MIB = buildInstr(TargetOpcode::G_MERGE_VALUES);
448 MIB.addDef(Res);
449 for (unsigned i = 0; i < Ops.size(); ++i)
450 MIB.addUse(Ops[i]);
451 return MIB;
452}
453
454MachineInstrBuilder MachineIRBuilder::buildUnmerge(ArrayRef<unsigned> Res,
455 unsigned Op) {
456
457#ifndef NDEBUG
458 assert(!Res.empty() && "invalid trivial sequence");
459 LLT Ty = MRI->getType(Res[0]);
460 for (auto Reg : Res)
461 assert(MRI->getType(Reg) == Ty && "type mismatch in input list");
462 assert(Res.size() * MRI->getType(Res[0]).getSizeInBits() ==
463 MRI->getType(Op).getSizeInBits() &&
464 "input operands do not cover output register");
465#endif
466
467 MachineInstrBuilder MIB = buildInstr(TargetOpcode::G_UNMERGE_VALUES);
468 for (unsigned i = 0; i < Res.size(); ++i)
469 MIB.addDef(Res[i]);
470 MIB.addUse(Op);
471 return MIB;
472}
473
Tim Northover3e6a7af2017-03-03 23:05:47 +0000474MachineInstrBuilder MachineIRBuilder::buildInsert(unsigned Res, unsigned Src,
475 unsigned Op, unsigned Index) {
Tim Northover95b6d5f2017-03-06 19:04:17 +0000476 if (MRI->getType(Res).getSizeInBits() == MRI->getType(Op).getSizeInBits()) {
477 assert(Index == 0 && "insertion past the end of a register");
478 return buildCast(Res, Op);
479 }
480
Tim Northover3e6a7af2017-03-03 23:05:47 +0000481 return buildInstr(TargetOpcode::G_INSERT)
482 .addDef(Res)
483 .addUse(Src)
484 .addUse(Op)
485 .addImm(Index);
486}
487
Tim Northover0f140c72016-09-09 11:46:34 +0000488MachineInstrBuilder MachineIRBuilder::buildIntrinsic(Intrinsic::ID ID,
Tim Northover5fb414d2016-07-29 22:32:36 +0000489 unsigned Res,
490 bool HasSideEffects) {
491 auto MIB =
492 buildInstr(HasSideEffects ? TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS
Tim Northover0f140c72016-09-09 11:46:34 +0000493 : TargetOpcode::G_INTRINSIC);
Tim Northover5fb414d2016-07-29 22:32:36 +0000494 if (Res)
495 MIB.addDef(Res);
496 MIB.addIntrinsicID(ID);
497 return MIB;
498}
Tim Northover32335812016-08-04 18:35:11 +0000499
Tim Northover0f140c72016-09-09 11:46:34 +0000500MachineInstrBuilder MachineIRBuilder::buildTrunc(unsigned Res, unsigned Op) {
501 validateTruncExt(Res, Op, false);
502 return buildInstr(TargetOpcode::G_TRUNC).addDef(Res).addUse(Op);
Tim Northover32335812016-08-04 18:35:11 +0000503}
Tim Northoverde3aea0412016-08-17 20:25:25 +0000504
Tim Northover0f140c72016-09-09 11:46:34 +0000505MachineInstrBuilder MachineIRBuilder::buildFPTrunc(unsigned Res, unsigned Op) {
506 validateTruncExt(Res, Op, false);
507 return buildInstr(TargetOpcode::G_FPTRUNC).addDef(Res).addUse(Op);
Tim Northovera11be042016-08-19 22:40:08 +0000508}
509
Tim Northover0f140c72016-09-09 11:46:34 +0000510MachineInstrBuilder MachineIRBuilder::buildICmp(CmpInst::Predicate Pred,
Tim Northoverde3aea0412016-08-17 20:25:25 +0000511 unsigned Res, unsigned Op0,
512 unsigned Op1) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000513#ifndef NDEBUG
Tim Northover1f8b1db2016-09-09 11:46:58 +0000514 assert(MRI->getType(Op0) == MRI->getType(Op0) && "type mismatch");
515 assert(CmpInst::isIntPredicate(Pred) && "invalid predicate");
Tim Northover4cf0a482016-09-15 10:40:38 +0000516 if (MRI->getType(Op0).isScalar() || MRI->getType(Op0).isPointer())
Tim Northover1f8b1db2016-09-09 11:46:58 +0000517 assert(MRI->getType(Res).isScalar() && "type mismatch");
518 else
519 assert(MRI->getType(Res).isVector() &&
520 MRI->getType(Res).getNumElements() ==
521 MRI->getType(Op0).getNumElements() &&
522 "type mismatch");
523#endif
524
Tim Northover0f140c72016-09-09 11:46:34 +0000525 return buildInstr(TargetOpcode::G_ICMP)
Tim Northoverde3aea0412016-08-17 20:25:25 +0000526 .addDef(Res)
527 .addPredicate(Pred)
528 .addUse(Op0)
529 .addUse(Op1);
530}
Tim Northover5a28c362016-08-19 20:09:07 +0000531
Tim Northover0f140c72016-09-09 11:46:34 +0000532MachineInstrBuilder MachineIRBuilder::buildFCmp(CmpInst::Predicate Pred,
Tim Northoverd5c23bc2016-08-19 20:48:16 +0000533 unsigned Res, unsigned Op0,
534 unsigned Op1) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000535#ifndef NDEBUG
536 assert((MRI->getType(Op0).isScalar() || MRI->getType(Op0).isVector()) &&
537 "invalid operand type");
538 assert(MRI->getType(Op0) == MRI->getType(Op1) && "type mismatch");
539 assert(CmpInst::isFPPredicate(Pred) && "invalid predicate");
540 if (MRI->getType(Op0).isScalar())
541 assert(MRI->getType(Res).isScalar() && "type mismatch");
542 else
543 assert(MRI->getType(Res).isVector() &&
544 MRI->getType(Res).getNumElements() ==
545 MRI->getType(Op0).getNumElements() &&
546 "type mismatch");
547#endif
548
Tim Northover0f140c72016-09-09 11:46:34 +0000549 return buildInstr(TargetOpcode::G_FCMP)
Tim Northoverd5c23bc2016-08-19 20:48:16 +0000550 .addDef(Res)
551 .addPredicate(Pred)
552 .addUse(Op0)
553 .addUse(Op1);
554}
555
Tim Northover0f140c72016-09-09 11:46:34 +0000556MachineInstrBuilder MachineIRBuilder::buildSelect(unsigned Res, unsigned Tst,
Tim Northover5a28c362016-08-19 20:09:07 +0000557 unsigned Op0, unsigned Op1) {
Tim Northover1f8b1db2016-09-09 11:46:58 +0000558#ifndef NDEBUG
Tim Northoverf50f2f32016-12-06 18:38:34 +0000559 LLT ResTy = MRI->getType(Res);
560 assert((ResTy.isScalar() || ResTy.isVector() || ResTy.isPointer()) &&
Tim Northover1f8b1db2016-09-09 11:46:58 +0000561 "invalid operand type");
Tim Northoverf50f2f32016-12-06 18:38:34 +0000562 assert(ResTy == MRI->getType(Op0) && ResTy == MRI->getType(Op1) &&
563 "type mismatch");
564 if (ResTy.isScalar() || ResTy.isPointer())
Tim Northover1f8b1db2016-09-09 11:46:58 +0000565 assert(MRI->getType(Tst).isScalar() && "type mismatch");
566 else
567 assert(MRI->getType(Tst).isVector() &&
568 MRI->getType(Tst).getNumElements() ==
569 MRI->getType(Op0).getNumElements() &&
570 "type mismatch");
571#endif
572
Tim Northover0f140c72016-09-09 11:46:34 +0000573 return buildInstr(TargetOpcode::G_SELECT)
Tim Northover5a28c362016-08-19 20:09:07 +0000574 .addDef(Res)
575 .addUse(Tst)
576 .addUse(Op0)
577 .addUse(Op1);
578}
Tim Northoverbdf67c92016-08-23 21:01:33 +0000579
Tim Northover0f140c72016-09-09 11:46:34 +0000580void MachineIRBuilder::validateTruncExt(unsigned Dst, unsigned Src,
581 bool IsExtend) {
Richard Smith418237b2016-08-23 22:14:15 +0000582#ifndef NDEBUG
Tim Northover0f140c72016-09-09 11:46:34 +0000583 LLT SrcTy = MRI->getType(Src);
584 LLT DstTy = MRI->getType(Dst);
Tim Northoverbdf67c92016-08-23 21:01:33 +0000585
586 if (DstTy.isVector()) {
587 assert(SrcTy.isVector() && "mismatched cast between vecot and non-vector");
588 assert(SrcTy.getNumElements() == DstTy.getNumElements() &&
589 "different number of elements in a trunc/ext");
590 } else
591 assert(DstTy.isScalar() && SrcTy.isScalar() && "invalid extend/trunc");
592
593 if (IsExtend)
594 assert(DstTy.getSizeInBits() > SrcTy.getSizeInBits() &&
595 "invalid narrowing extend");
596 else
597 assert(DstTy.getSizeInBits() < SrcTy.getSizeInBits() &&
598 "invalid widening trunc");
Richard Smith418237b2016-08-23 22:14:15 +0000599#endif
Tim Northoverbdf67c92016-08-23 21:01:33 +0000600}