blob: 9df93f3e8d4d8e2db521010f61a4b976204e7e62 [file] [log] [blame]
Nemanja Ivanovice22ebea2017-09-26 20:42:47 +00001; XFAIL: *
Nemanja Ivanovic35db4f92017-09-23 12:53:03 +00002; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
3; RUN: -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
4; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
5; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
6; RUN: -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
7; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
8
9%struct.tree_common = type { i8, [3 x i8] }
10declare signext i32 @fn2(...) local_unnamed_addr #1
11
12; Function Attrs: nounwind
13define i32 @testCompare1(%struct.tree_common* nocapture readonly %arg1) {
14; CHECK-LABEL: testCompare1:
15; CHECK: # BB#0: # %entry
16; CHECK: lbz r3, 0(r3)
17; CHECK-DAG: clrlwi r3, r3, 31
18; CHECK-DAG: clrldi r3, r3, 32
19; CHECK: lbz r4, 0(r4)
20; CHECK-DAG: clrlwi r4, r4, 31
21; CHECK-DAG: clrldi r4, r4, 32
22; CHECK: sub r3, r4, r3
23; CHECK-NEXT: rldicl r3, r3, 1, 63
24entry:
25 %bf.load = load i8, i8* bitcast (i32 (%struct.tree_common*)* @testCompare1 to i8*), align 4
26 %bf.clear = and i8 %bf.load, 1
27 %0 = getelementptr inbounds %struct.tree_common, %struct.tree_common* %arg1, i64 0, i32 0
28 %bf.load1 = load i8, i8* %0, align 4
29 %bf.clear2 = and i8 %bf.load1, 1
30 %cmp = icmp ult i8 %bf.clear, %bf.clear2
31 %conv = zext i1 %cmp to i32
32 %call = tail call signext i32 bitcast (i32 (...)* @fn2 to i32 (i32)*)(i32 signext %conv) #2
33 ret i32 undef
34}
35
36; Function Attrs: norecurse nounwind readnone
37define signext i32 @testCompare2(i32 zeroext %a, i32 zeroext %b) {
38; CHECK-LABEL: testCompare2:
39; CHECK: # BB#0: # %entry
40; CHECK-DAG: rlwinm r3, r3, 0, 31, 31
41; CHECK-DAG: rlwinm r4, r4, 0, 31, 31
42; CHECK-DAG: clrldi r3, r3, 32
43; CHECK-DAG: clrldi r4, r4, 32
44; CHECK: sub r3, r3, r4
45; CHECK-NEXT: rldicl r3, r3, 1, 63
46; CHECK-NEXT: blr
47entry:
48 %and = and i32 %a, 1
49 %and1 = and i32 %b, 1
50 %cmp = icmp ult i32 %and, %and1
51 %conv = zext i1 %cmp to i32
52 ret i32 %conv
53}