Gitiles
Code Review Sign In
gerrit-public.fairphone.software / toolchain / llvm-project / e85b06d65f695c576df1e529ee37cb15e6902401 / . / llvm / test / CodeGen / PowerPC / testComparesineuc.ll
blob: c478041b19e0e6b921630f13e6dfc9697bf4e4d5 [file] [log] [blame]
Nemanja Ivanovicbb67f842017-06-07 12:23:41 +0000[diff] [blame]1; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
Nemanja Ivanovicdb7e7702017-11-30 13:39:10 +0000[diff] [blame]2; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
Nemanja Ivanovicbb67f842017-06-07 12:23:41 +0000[diff] [blame]3; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
4; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
Nemanja Ivanovicdb7e7702017-11-30 13:39:10 +0000[diff] [blame]5; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
Nemanja Ivanovicbb67f842017-06-07 12:23:41 +0000[diff] [blame]6; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl
7; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
8@glob = common local_unnamed_addr global i8 0, align 1
9
10define signext i32 @test_ineuc(i8 zeroext %a, i8 zeroext %b) {
11; CHECK-LABEL: test_ineuc:
Francis Visoiu Mistrih25528d62017-12-04 17:18:51 +0000[diff] [blame]12; CHECK: # %bb.0: # %entry
Nemanja Ivanovicbb67f842017-06-07 12:23:41 +0000[diff] [blame]13; CHECK-NEXT: xor r3, r3, r4
14; CHECK-NEXT: cntlzw r3, r3
15; CHECK-NEXT: srwi r3, r3, 5
16; CHECK-NEXT: xori r3, r3, 1
17; CHECK-NEXT: blr
18entry:
19 %cmp = icmp ne i8 %a, %b
20 %conv2 = zext i1 %cmp to i32
21 ret i32 %conv2
22}
23
24define signext i32 @test_ineuc_sext(i8 zeroext %a, i8 zeroext %b) {
25; CHECK-LABEL: test_ineuc_sext:
Francis Visoiu Mistrih25528d62017-12-04 17:18:51 +0000[diff] [blame]26; CHECK: # %bb.0: # %entry
Nemanja Ivanovicbb67f842017-06-07 12:23:41 +0000[diff] [blame]27; CHECK-NEXT: xor r3, r3, r4
28; CHECK-NEXT: cntlzw r3, r3
29; CHECK-NEXT: srwi r3, r3, 5
30; CHECK-NEXT: xori r3, r3, 1
31; CHECK-NEXT: neg r3, r3
32; CHECK-NEXT: blr
33entry:
34 %cmp = icmp ne i8 %a, %b
35 %sub = sext i1 %cmp to i32
36 ret i32 %sub
37}
38
39define signext i32 @test_ineuc_z(i8 zeroext %a) {
40; CHECK-LABEL: test_ineuc_z:
Francis Visoiu Mistrih25528d62017-12-04 17:18:51 +0000[diff] [blame]41; CHECK: # %bb.0: # %entry
Nemanja Ivanovicbb67f842017-06-07 12:23:41 +0000[diff] [blame]42; CHECK-NEXT: cntlzw r3, r3
43; CHECK-NEXT: srwi r3, r3, 5
44; CHECK-NEXT: xori r3, r3, 1
45; CHECK-NEXT: blr
46entry:
47 %cmp = icmp ne i8 %a, 0
48 %conv1 = zext i1 %cmp to i32
49 ret i32 %conv1
50}
51
52define signext i32 @test_ineuc_sext_z(i8 zeroext %a) {
53; CHECK-LABEL: test_ineuc_sext_z:
Francis Visoiu Mistrih25528d62017-12-04 17:18:51 +0000[diff] [blame]54; CHECK: # %bb.0: # %entry
Nemanja Ivanovicbb67f842017-06-07 12:23:41 +0000[diff] [blame]55; CHECK-NEXT: cntlzw r3, r3
56; CHECK-NEXT: srwi r3, r3, 5
57; CHECK-NEXT: xori r3, r3, 1
58; CHECK-NEXT: neg r3, r3
59; CHECK-NEXT: blr
60entry:
61 %cmp = icmp ne i8 %a, 0
62 %sub = sext i1 %cmp to i32
63 ret i32 %sub
64}
65
66define void @test_ineuc_store(i8 zeroext %a, i8 zeroext %b) {
67; CHECK-LABEL: test_ineuc_store:
Francis Visoiu Mistrih25528d62017-12-04 17:18:51 +0000[diff] [blame]68; CHECK: # %bb.0: # %entry
Nemanja Ivanovicbb67f842017-06-07 12:23:41 +0000[diff] [blame]69; CHECK-NEXT: xor r3, r3, r4
70; CHECK-NEXT: addis r5, r2, .LC0@toc@ha
71; CHECK-NEXT: cntlzw r3, r3
72; CHECK-NEXT: ld r4, .LC0@toc@l(r5)
73; CHECK-NEXT: srwi r3, r3, 5
74; CHECK-NEXT: xori r3, r3, 1
75; CHECK-NEXT: stb r3, 0(r4)
76; CHECK-NEXT: blr
77entry:
78 %cmp = icmp ne i8 %a, %b
79 %conv3 = zext i1 %cmp to i8
80 store i8 %conv3, i8* @glob, align 1
81 ret void
82}
83
84define void @test_ineuc_sext_store(i8 zeroext %a, i8 zeroext %b) {
85; CHECK-LABEL: test_ineuc_sext_store:
Francis Visoiu Mistrih25528d62017-12-04 17:18:51 +0000[diff] [blame]86; CHECK: # %bb.0: # %entry
Nemanja Ivanovicbb67f842017-06-07 12:23:41 +0000[diff] [blame]87; CHECK-NEXT: xor r3, r3, r4
88; CHECK-NEXT: addis r5, r2, .LC0@toc@ha
89; CHECK-NEXT: cntlzw r3, r3
90; CHECK-NEXT: ld r4, .LC0@toc@l(r5)
91; CHECK-NEXT: srwi r3, r3, 5
92; CHECK-NEXT: xori r3, r3, 1
93; CHECK-NEXT: neg r3, r3
94; CHECK-NEXT: stb r3, 0(r4)
95; CHECK-NEXT: blr
96entry:
97 %cmp = icmp ne i8 %a, %b
98 %conv3 = sext i1 %cmp to i8
99 store i8 %conv3, i8* @glob, align 1
100 ret void
101}
102
103define void @test_ineuc_z_store(i8 zeroext %a) {
104; CHECK-LABEL: test_ineuc_z_store:
Francis Visoiu Mistrih25528d62017-12-04 17:18:51 +0000[diff] [blame]105; CHECK: # %bb.0: # %entry
Nemanja Ivanovicbb67f842017-06-07 12:23:41 +0000[diff] [blame]106; CHECK-NEXT: addis r4, r2, .LC0@toc@ha
107; CHECK-NEXT: cntlzw r3, r3
108; CHECK-NEXT: ld r4, .LC0@toc@l(r4)
109; CHECK-NEXT: srwi r3, r3, 5
110; CHECK-NEXT: xori r3, r3, 1
111; CHECK-NEXT: stb r3, 0(r4)
112; CHECK-NEXT: blr
113entry:
114 %cmp = icmp ne i8 %a, 0
115 %conv2 = zext i1 %cmp to i8
116 store i8 %conv2, i8* @glob, align 1
117 ret void
118}
119
120define void @test_ineuc_sext_z_store(i8 zeroext %a) {
121; CHECK-LABEL: test_ineuc_sext_z_store:
Francis Visoiu Mistrih25528d62017-12-04 17:18:51 +0000[diff] [blame]122; CHECK: # %bb.0: # %entry
Nemanja Ivanovicbb67f842017-06-07 12:23:41 +0000[diff] [blame]123; CHECK-NEXT: addis r4, r2, .LC0@toc@ha
124; CHECK-NEXT: cntlzw r3, r3
125; CHECK-NEXT: srwi r3, r3, 5
126; CHECK-NEXT: ld r4, .LC0@toc@l(r4)
127; CHECK-NEXT: xori r3, r3, 1
128; CHECK-NEXT: neg r3, r3
129; CHECK-NEXT: stb r3, 0(r4)
130; CHECK-NEXT: blr
131entry:
132 %cmp = icmp ne i8 %a, 0
133 %conv2 = sext i1 %cmp to i8
134 store i8 %conv2, i8* @glob, align 1
135 ret void
136}