blob: c0197668af567b023a986883f6409f609669584d [file] [log] [blame]
Tom Stellard75aadc22012-12-11 21:25:42 +00001//===-- AMDGPUMCTargetDesc.h - AMDGPU Target Descriptions -----*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10/// \file
11/// \brief Provides AMDGPU specific target descriptions.
12//
13//===----------------------------------------------------------------------===//
14//
15
Benjamin Kramera7c40ef2014-08-13 16:26:38 +000016#ifndef LLVM_LIB_TARGET_R600_MCTARGETDESC_AMDGPUMCTARGETDESC_H
17#define LLVM_LIB_TARGET_R600_MCTARGETDESC_AMDGPUMCTARGETDESC_H
Tom Stellard75aadc22012-12-11 21:25:42 +000018
19#include "llvm/ADT/StringRef.h"
20
21namespace llvm {
22class MCAsmBackend;
23class MCCodeEmitter;
24class MCContext;
25class MCInstrInfo;
Tom Stellard99916592013-04-15 17:51:21 +000026class MCObjectWriter;
Tom Stellard75aadc22012-12-11 21:25:42 +000027class MCRegisterInfo;
28class MCSubtargetInfo;
29class Target;
Tom Stellard99916592013-04-15 17:51:21 +000030class raw_ostream;
Tom Stellard75aadc22012-12-11 21:25:42 +000031
32extern Target TheAMDGPUTarget;
33
34MCCodeEmitter *createR600MCCodeEmitter(const MCInstrInfo &MCII,
Tom Stellardedade942013-05-17 15:23:12 +000035 const MCRegisterInfo &MRI,
36 const MCSubtargetInfo &STI);
Tom Stellard75aadc22012-12-11 21:25:42 +000037
38MCCodeEmitter *createSIMCCodeEmitter(const MCInstrInfo &MCII,
39 const MCRegisterInfo &MRI,
40 const MCSubtargetInfo &STI,
41 MCContext &Ctx);
42
Bill Wendling58e2d3d2013-09-09 02:37:14 +000043MCAsmBackend *createAMDGPUAsmBackend(const Target &T, const MCRegisterInfo &MRI,
44 StringRef TT, StringRef CPU);
Tom Stellard99916592013-04-15 17:51:21 +000045
46MCObjectWriter *createAMDGPUELFObjectWriter(raw_ostream &OS);
Tom Stellard75aadc22012-12-11 21:25:42 +000047} // End llvm namespace
48
49#define GET_REGINFO_ENUM
50#include "AMDGPUGenRegisterInfo.inc"
51
52#define GET_INSTRINFO_ENUM
53#include "AMDGPUGenInstrInfo.inc"
54
55#define GET_SUBTARGETINFO_ENUM
56#include "AMDGPUGenSubtargetInfo.inc"
57
Benjamin Kramera7c40ef2014-08-13 16:26:38 +000058#endif