blob: 1ee56d83009017b0a00d6816a36f9d0ccd54ab8d [file] [log] [blame]
Jia Liu9f610112012-02-17 08:55:11 +00001//===-- MipsMachineFunctionInfo.cpp - Private data used for Mips ----------===//
David Blaikiea379b1812011-12-20 02:50:00 +00002//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9
Chandler Carruth71f308a2015-02-13 09:09:03 +000010#include "MipsMachineFunction.h"
Chandler Carruth6bda14b2017-06-06 11:49:48 +000011#include "MCTargetDesc/MipsABIInfo.h"
Akira Hatanakab049aef2012-02-24 22:34:47 +000012#include "MipsSubtarget.h"
Eric Christopher96e72c62015-01-29 23:27:36 +000013#include "MipsTargetMachine.h"
Eugene Zelenkodde94e42017-01-30 23:21:32 +000014#include "llvm/CodeGen/MachineFrameInfo.h"
Akira Hatanakab049aef2012-02-24 22:34:47 +000015#include "llvm/CodeGen/MachineRegisterInfo.h"
Eugene Zelenkodde94e42017-01-30 23:21:32 +000016#include "llvm/CodeGen/PseudoSourceValue.h"
David Blaikieb3bde2e2017-11-17 01:07:10 +000017#include "llvm/CodeGen/TargetRegisterInfo.h"
Akira Hatanakab049aef2012-02-24 22:34:47 +000018#include "llvm/Support/CommandLine.h"
David Blaikiea379b1812011-12-20 02:50:00 +000019
20using namespace llvm;
21
Akira Hatanakab049aef2012-02-24 22:34:47 +000022static cl::opt<bool>
23FixGlobalBaseReg("mips-fix-global-base-reg", cl::Hidden, cl::init(true),
24 cl::desc("Always use $gp as the global base register."));
25
Eugene Zelenkodde94e42017-01-30 23:21:32 +000026MipsFunctionInfo::~MipsFunctionInfo() = default;
Akira Hatanakae0657b22013-09-27 22:30:36 +000027
Akira Hatanakab049aef2012-02-24 22:34:47 +000028bool MipsFunctionInfo::globalBaseRegSet() const {
29 return GlobalBaseReg;
30}
31
32unsigned MipsFunctionInfo::getGlobalBaseReg() {
33 // Return if it has already been initialized.
34 if (GlobalBaseReg)
35 return GlobalBaseReg;
36
Zoran Jovanovic71a33e22015-02-27 15:03:50 +000037 MipsSubtarget const &STI =
38 static_cast<const MipsSubtarget &>(MF.getSubtarget());
39
Craig Topper61e88f42014-11-21 05:58:21 +000040 const TargetRegisterClass *RC =
Zoran Jovanovic71a33e22015-02-27 15:03:50 +000041 STI.inMips16Mode()
Eric Christopher96e72c62015-01-29 23:27:36 +000042 ? &Mips::CPU16RegsRegClass
Simon Dardis7c96ba12017-06-07 11:21:37 +000043 : STI.inMicroMipsMode()
Aleksandar Beserminjid6dada12017-12-11 11:21:40 +000044 ? &Mips::GPRMM16RegClass
Simon Dardis7c96ba12017-06-07 11:21:37 +000045 : static_cast<const MipsTargetMachine &>(MF.getTarget())
Zoran Jovanovic71a33e22015-02-27 15:03:50 +000046 .getABI()
47 .IsN64()
48 ? &Mips::GPR64RegClass
49 : &Mips::GPR32RegClass;
Akira Hatanakab049aef2012-02-24 22:34:47 +000050 return GlobalBaseReg = MF.getRegInfo().createVirtualRegister(RC);
51}
52
Akira Hatanakac0b02062013-01-30 00:26:49 +000053void MipsFunctionInfo::createEhDataRegsFI() {
Krzysztof Parzyszek44e25f32017-04-24 18:55:33 +000054 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo();
Akira Hatanakac0b02062013-01-30 00:26:49 +000055 for (int I = 0; I < 4; ++I) {
Krzysztof Parzyszek44e25f32017-04-24 18:55:33 +000056 const TargetRegisterClass &RC =
Eric Christopher96e72c62015-01-29 23:27:36 +000057 static_cast<const MipsTargetMachine &>(MF.getTarget()).getABI().IsN64()
Krzysztof Parzyszek44e25f32017-04-24 18:55:33 +000058 ? Mips::GPR64RegClass
59 : Mips::GPR32RegClass;
Akira Hatanakac0b02062013-01-30 00:26:49 +000060
Krzysztof Parzyszek44e25f32017-04-24 18:55:33 +000061 EhDataRegFI[I] = MF.getFrameInfo().CreateStackObject(TRI.getSpillSize(RC),
62 TRI.getSpillAlignment(RC), false);
Akira Hatanakac0b02062013-01-30 00:26:49 +000063 }
64}
65
Vasileios Kalintiris43dff0c2015-10-26 12:38:43 +000066void MipsFunctionInfo::createISRRegFI() {
67 // ISRs require spill slots for Status & ErrorPC Coprocessor 0 registers.
68 // The current implementation only supports Mips32r2+ not Mips64rX. Status
Simon Pilgrimdcd84332016-11-18 11:53:36 +000069 // is always 32 bits, ErrorPC is 32 or 64 bits dependent on architecture,
Vasileios Kalintiris43dff0c2015-10-26 12:38:43 +000070 // however Mips32r2+ is the supported architecture.
Krzysztof Parzyszek44e25f32017-04-24 18:55:33 +000071 const TargetRegisterClass &RC = Mips::GPR32RegClass;
72 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo();
Vasileios Kalintiris43dff0c2015-10-26 12:38:43 +000073
74 for (int I = 0; I < 2; ++I)
Matthias Braun941a7052016-07-28 18:40:00 +000075 ISRDataRegFI[I] = MF.getFrameInfo().CreateStackObject(
Krzysztof Parzyszek44e25f32017-04-24 18:55:33 +000076 TRI.getSpillSize(RC), TRI.getSpillAlignment(RC), false);
Vasileios Kalintiris43dff0c2015-10-26 12:38:43 +000077}
78
Akira Hatanakac0b02062013-01-30 00:26:49 +000079bool MipsFunctionInfo::isEhDataRegFI(int FI) const {
80 return CallsEhReturn && (FI == EhDataRegFI[0] || FI == EhDataRegFI[1]
81 || FI == EhDataRegFI[2] || FI == EhDataRegFI[3]);
82}
83
Vasileios Kalintiris43dff0c2015-10-26 12:38:43 +000084bool MipsFunctionInfo::isISRRegFI(int FI) const {
85 return IsISR && (FI == ISRDataRegFI[0] || FI == ISRDataRegFI[1]);
86}
Alex Lorenz5659a2f2015-08-11 23:23:17 +000087MachinePointerInfo MipsFunctionInfo::callPtrInfo(const char *ES) {
88 return MachinePointerInfo(MF.getPSVManager().getExternalSymbolCallEntry(ES));
Akira Hatanakae0657b22013-09-27 22:30:36 +000089}
90
Alex Lorenz5659a2f2015-08-11 23:23:17 +000091MachinePointerInfo MipsFunctionInfo::callPtrInfo(const GlobalValue *GV) {
92 return MachinePointerInfo(MF.getPSVManager().getGlobalValueCallEntry(GV));
Akira Hatanakae0657b22013-09-27 22:30:36 +000093}
94
Daniel Sanders7ddb0ab2014-07-14 13:08:14 +000095int MipsFunctionInfo::getMoveF64ViaSpillFI(const TargetRegisterClass *RC) {
Krzysztof Parzyszek44e25f32017-04-24 18:55:33 +000096 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo();
Daniel Sanders7ddb0ab2014-07-14 13:08:14 +000097 if (MoveF64ViaSpillFI == -1) {
Matthias Braun941a7052016-07-28 18:40:00 +000098 MoveF64ViaSpillFI = MF.getFrameInfo().CreateStackObject(
Krzysztof Parzyszek44e25f32017-04-24 18:55:33 +000099 TRI.getSpillSize(*RC), TRI.getSpillAlignment(*RC), false);
Sasa Stankovicb976fee2014-07-14 09:40:29 +0000100 }
Daniel Sanders7ddb0ab2014-07-14 13:08:14 +0000101 return MoveF64ViaSpillFI;
Sasa Stankovicb976fee2014-07-14 09:40:29 +0000102}
103
Eugene Zelenkodde94e42017-01-30 23:21:32 +0000104void MipsFunctionInfo::anchor() {}