blob: 3fcb642424adc45b0f8cba950c0ed1a757bfdaa7 [file] [log] [blame]
Nick Lewyckyc3890d22015-07-29 22:32:47 +00001//===-- X86MachineFunctionInfo.cpp - X86 machine function info ------------===//
Jia Liub22310f2012-02-18 12:03:15 +00002//
David Blaikiea379b1812011-12-20 02:50:00 +00003// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Jia Liub22310f2012-02-18 12:03:15 +00007//
David Blaikiea379b1812011-12-20 02:50:00 +00008//===----------------------------------------------------------------------===//
9
10#include "X86MachineFunctionInfo.h"
Michael Liaod8faa612014-12-04 00:56:38 +000011#include "X86RegisterInfo.h"
Oren Ben Simhonfe34c5e2017-03-14 09:09:26 +000012#include "llvm/CodeGen/MachineRegisterInfo.h"
Michael Liaod8faa612014-12-04 00:56:38 +000013#include "llvm/Target/TargetSubtargetInfo.h"
David Blaikiea379b1812011-12-20 02:50:00 +000014
15using namespace llvm;
16
17void X86MachineFunctionInfo::anchor() { }
Michael Liaod8faa612014-12-04 00:56:38 +000018
19void X86MachineFunctionInfo::setRestoreBasePointer(const MachineFunction *MF) {
20 if (!RestoreBasePointerOffset) {
21 const X86RegisterInfo *RegInfo = static_cast<const X86RegisterInfo *>(
22 MF->getSubtarget().getRegisterInfo());
23 unsigned SlotSize = RegInfo->getSlotSize();
Oren Ben Simhonfe34c5e2017-03-14 09:09:26 +000024 for (const MCPhysReg *CSR = MF->getRegInfo().getCalleeSavedRegs();
25 unsigned Reg = *CSR; ++CSR) {
Michael Liaod8faa612014-12-04 00:56:38 +000026 if (X86::GR64RegClass.contains(Reg) || X86::GR32RegClass.contains(Reg))
27 RestoreBasePointerOffset -= SlotSize;
28 }
29 }
30}
31