Gitiles
Code Review Sign In
gerrit-public.fairphone.software / toolchain / llvm-project / 1da4afdfc9fe6cb8848e9fb7aa55ff53d06bd16b / llvm / lib / CodeGen / PostRASchedulerList.cpp
  1. 9198c67 MachineScheduler: Add regpressure information to debug dump by Matthias Braun · 10 years ago
  2. 93563e7 ScheduleDAGInstrs: Remove IsPostRA flag; NFC by Matthias Braun · 10 years ago
  3. 1ff4098 CodeGen: Use range-based for in PostRAScheduler, NFC by Duncan P. N. Exon Smith · 10 years ago
  4. 7b560d4 [PM/AA] Rebuild LLVM's alias analysis infrastructure in a way compatible by Chandler Carruth · 10 years ago
  5. f00654e Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC) by Alexander Kornienko · 10 years ago
  6. 70bc5f1 Fixed/added namespace ending comments using clang-tidy. NFC by Alexander Kornienko · 10 years ago
  7. 39a2afc Rename TargetSubtargetInfo::enablePostMachineScheduler() to enablePostRAScheduler() by Matthias Braun · 10 years ago
  8. f817c1c Use 'override/final' instead of 'virtual' for overridden methods by Alexander Kornienko · 11 years ago
  9. 3d4276f The subtarget is cached on the MachineFunction. Access it directly. by Eric Christopher · 11 years ago
  10. f51a34e Whitespace. by NAKAMURA Takumi · 11 years ago
  11. b66367a Grab the subtarget and subtarget dependent variables off of by Eric Christopher · 11 years ago
  12. ea0aee6 Cleanup: Delete seemingly unused reference to MachineDominatorTree from ScheduleDAGInstrs. by Alexey Samsonov · 11 years ago
  13. 8968e6d Fix null reference creation in ScheduleDAGInstrs constructor call. by Alexey Samsonov · 11 years ago
  14. fc6de42 Have MachineFunction cache a pointer to the subtarget to make lookups by Eric Christopher · 11 years ago
  15. d913448 Remove the TargetMachine forwards for TargetSubtargetInfo based by Eric Christopher · 11 years ago
  16. a2f658d Move Post RA Scheduling flag bit into SchedMachineModel by Sanjay Patel · 11 years ago
  17. 1b9dde0 [Modules] Remove potential ODR violations by sinking the DEBUG_TYPE by Chandler Carruth · 12 years ago
  18. c0196b1 [C++11] More 'nullptr' conversion. In some cases just using a boolean check instead of comparing to nullptr. by Craig Topper · 12 years ago
  19. 7c99ec5 Disable each MachineFunctionPass for 'optnone' functions, unless that by Paul Robinson · 12 years ago
  20. 3161726 remove a bunch of unused private methods by Nuno Lopes · 12 years ago
  21. 4584cd5 [C++11] Add 'override' keyword to virtual methods that override their base class. by Craig Topper · 12 years ago
  22. b6d0bd4 [C++11] Replace llvm::next and llvm::prior with std::next and std::prev. by Benjamin Kramer · 12 years ago
  23. 6b104f8 Move the PostRA scheduler's fixupKills function for reuse. by Andrew Trick · 12 years ago
  24. 4fd3b1d Add two additional hazard recognizer functions by Hal Finkel · 12 years ago
  25. 811a2ef After PostRA scheduling, don't set kill flags on undef operands. by Andrew Trick · 12 years ago
  26. a53e101 mi-sched: Don't call MBB.size() in initSUnits. The driver already has instr count. by Andrew Trick · 12 years ago
  27. abdb1d6 Simplify logic now that r182490 is in place. No functional change intended. by Chad Rosier · 12 years ago
  28. c338679 Remove special-casing of return blocks for liveness. by Jakob Stoklund Olesen · 13 years ago
  29. f623e98 Use MachineInstrBuilder in a few CodeGen passes. by Jakob Stoklund Olesen · 13 years ago
  30. ed0881b Use the new script to sort the includes of every file under lib. by Chandler Carruth · 13 years ago
  31. 4b1f9e3 misched: Don't consider artificial edges weak edges. by Andrew Trick · 13 years ago
  32. f1ff84c misched: Infrastructure for weak DAG edges. by Andrew Trick · 13 years ago
  33. c30a9af Switch most getReservedRegs() clients to the MRI equivalent. by Jakob Stoklund Olesen · 13 years ago
  34. 19f49ac Release build: guard dump functions with by Manman Ren · 13 years ago
  35. 742534c Release build: guard dump functions with "ifndef NDEBUG" by Manman Ren · 13 years ago
  36. a538d83 Add a getName function to MachineFunction. Use it in places that previously did getFunction()->getName(). Remove includes of Function.h that are no longer needed. by Craig Topper · 13 years ago
  37. 05ff466 Move RegisterClassInfo.h. by Andrew Trick · 13 years ago
  38. 628a39f Remove unused private fields found by clang's new -Wunused-private-field. by Benjamin Kramer · 13 years ago
  39. 54038d7 Switch all register list clients to the new MC*Iterator interface. by Jakob Stoklund Olesen · 13 years ago
  40. 9a09147 This patch fixes a problem which arose when using the Post-RA scheduler by Preston Gurd · 14 years ago
  41. 8c207e4 misched interface: rename Begin/End to RegionBegin/RegionEnd since they are not private. by Andrew Trick · 14 years ago
  42. 9a0c583 misched prep: Expose the ScheduleDAGInstrs interface so targets may by Andrew Trick · 14 years ago
  43. a316faa misched prep: rename InsertPos to End. by Andrew Trick · 14 years ago
  44. 52226d4 misched preparation: rename core scheduler methods for consistency. by Andrew Trick · 14 years ago
  45. 60cf03e misched preparation: clarify ScheduleDAG and ScheduleDAGInstrs roles. by Andrew Trick · 14 years ago
  46. e932bb7 misched preparation: modularize schedule emission. by Andrew Trick · 14 years ago
  47. edee68c misched preparation: modularize schedule printing. by Andrew Trick · 14 years ago
  48. 46a5866 misched preparation: modularize schedule verification. by Andrew Trick · 14 years ago
  49. 4b02a29 Convert more GenRegisterInfo tables from unsigned to uint16_t to reduce static data size. by Craig Topper · 14 years ago
  50. ef8bf39 BitVectorize loop. by Benjamin Kramer · 14 years ago
  51. 796fd46 post-ra-sched: Turn the KillIndices vector into a bitvector, it only stored two meaningful states. by Benjamin Kramer · 14 years ago
  52. 21974b1 post-ra-sched: Replace a std::set of regs with a bitvector. by Benjamin Kramer · 14 years ago
  53. a793a59 Make calls scheduling boundaries post-ra. by Jakob Stoklund Olesen · 14 years ago
  54. 28d4803 Handle regmasks in FixupKills. by Jakob Stoklund Olesen · 14 years ago
  55. 760b134 Make all pointers to TargetRegisterClass const since they are all pointers to static data that should not be modified. by Craig Topper · 14 years ago
  56. 1fa5bcb Codegen pass definition cleanup. No functionality. by Andrew Trick · 14 years ago
  57. df7e376 Move pass configuration out of pass constructors: PostRAScheduler. by Andrew Trick · 14 years ago
  58. 1d028a3 misched: Added ScheduleDAGInstrs::IsPostRA by Andrew Trick · 14 years ago
  59. 7fae11b - Add MachineInstrBundle.h and MachineInstrBundle.cpp. This includes a function by Evan Cheng · 14 years ago
  60. 7f8e563 Add bundle aware API for querying instruction properties and switch the code by Evan Cheng · 14 years ago
  61. 1f97a5a Remove all remaining uses of Value::getNameStr(). by Benjamin Kramer · 14 years ago
  62. 0d639a2 Rename TargetSubtarget to TargetSubtargetInfo for consistency. by Evan Cheng · 14 years ago
  63. 4f5f84c Teach antidependency breakers to use RegisterClassInfo. by Jakob Stoklund Olesen · 14 years ago
  64. f02a376 Update DBG_VALUEs while breaking anti dependencies. by Devang Patel · 14 years ago
  65. 18c9b37 Add an issue width check to the postRA scheduler. Patch by Max Kazakov! by Andrew Trick · 14 years ago
  66. 84f9ad9 Typo: Reviewed by Alistair. by Andrew Trick · 15 years ago
  67. aab77fe Post-RA scheduler compile time fix. Quadratic computation of DAG node depth. by Andrew Trick · 15 years ago
  68. 10ffc2b Various bits of framework needed for precise machine-level selection by Andrew Trick · 15 years ago
  69. bf40707 Teach if-converter to be more careful with predicating instructions that would by Evan Cheng · 15 years ago
  70. a7aed18 Reapply r110396, with fixes to appease the Linux buildbot gods. by Owen Anderson · 15 years ago
  71. bda59bd Revert r110396 to fix buildbots. by Owen Anderson · 15 years ago
  72. 755aceb Don't use PassInfo* as a type identifier for passes. Instead, use the address of the static by Owen Anderson · 15 years ago
  73. dd5e9d8 Use std::vector instead of TargetRegisterInfo::FirstVirtualRegister. by Bill Wendling · 15 years ago
  74. 2d51c7c Allow ARM if-converter to be run after post allocation scheduling. by Evan Cheng · 15 years ago
  75. 078f4ce - Do away with SimpleHazardRecognizer.h. It's not used and offers little value. by Evan Cheng · 15 years ago
  76. e60273f Allow target to provide its own hazard recognizer to post-ra scheduler. by Evan Cheng · 15 years ago
  77. 3858451 - Change MachineInstr::findRegisterDefOperandIdx so it can also look for defs by Evan Cheng · 15 years ago
  78. 63d4f68 Remove dbg_value workaround and associated command line option by Jim Grosbach · 15 years ago
  79. f985114 Enable preserving debug information through post-RA scheduling by Jim Grosbach · 15 years ago
  80. d772bde 80 column and trailing whitespace cleanup by Jim Grosbach · 15 years ago
  81. 25749ad add cmd line option to leave dbgvalues in during post-RA sceduling. Useful by Jim Grosbach · 15 years ago
  82. 25c1653 Get rid of the EdgeMapping map. Instead, just check for BasicBlock by Dan Gohman · 16 years ago
  83. 4e5eb5a As a temporary workaround for post-RA not handling DebugValue instructions, by Bob Wilson · 16 years ago
  84. e414897 Remove a #include. by Dan Gohman · 16 years ago
  85. 2061c84 Fix some more places where dbg_value affected codegen. by Dale Johannesen · 16 years ago
  86. aa8ce38 Change errs() to dbgs(). by David Greene · 16 years ago
  87. a45fe67 <rdar://problem/7453528>. Track only physical registers that are valid for the target. by David Goodwin · 16 years ago
  88. 8392456 Don't hang on to pointers or references after vector::push_back. by Jakob Stoklund Olesen · 16 years ago
  89. 80a03cc Remove some old experimental code that is no longer needed. Remove additional, speculative scheduling pass as its cost did not translate into significant performance improvement. Minor tweaks. by David Goodwin · 16 years ago
  90. b9fe5d5 Allow target to specify regclass for which antideps will only be broken along the critical path. by David Goodwin · 16 years ago
  91. da83f7d Rename registers to break output dependencies in addition to anti-dependencies. by David Goodwin · 16 years ago
  92. 0d412c2 Fixed to address code review. No functional changes. by David Goodwin · 16 years ago
  93. cf89db1 Allow targets to specify register classes whose member registers should not be renamed to break anti-dependencies. by David Goodwin · 16 years ago
  94. 7d8878a Break anti-dependencies using free registers in a round-robin manner to avoid introducing new anti-dependencies. by David Goodwin · 16 years ago
  95. 8501dbbe Do a scheduling pass ignoring anti-dependencies to identify candidate registers that should be renamed. by David Goodwin · 16 years ago
  96. 34341e6 Make -print-machineinstrs more readable. by Dan Gohman · 16 years ago
  97. e30ed53 Make AntiDepReg.h internal. by David Goodwin · 16 years ago
  98. e056d10 Allow the aggressive anti-dep breaker to process the same region multiple times. This is necessary because new anti-dependencies are exposed when "current" ones are broken. by David Goodwin · 16 years ago
  99. 661ea98 Define virtual destructor in *.cpp file. by David Goodwin · 16 years ago
  100. de11f36 Add aggressive anti-dependence breaker. Currently it is not the default for any target. Enable with -break-anti-dependencies=all. by David Goodwin · 16 years ago