Gitiles
Code Review Sign In
gerrit-public.fairphone.software / toolchain / llvm-project / 3b78693b9a1a89ae7453214add34b0e678f15d79 / llvm / lib / Target / AMDGPU / SILowerControlFlow.cpp
  1. 6bda14b Sort the remaining #include lines in include/... and lib/.... by Chandler Carruth · 8 years ago
  2. 734bb7b [AMDGPU] Fix some Clang-tidy modernize and Include What You Use warnings; other minor fixes (NFC). by Eugene Zelenko · 9 years ago
  3. 6825770 [AMDGPU] Add exec copy to LiveIntervals in SILowerControlFlow::emitElse by Stanislav Mekhanoshin · 9 years ago
  4. 116bbab [CodeGen] Rename MachineInstrBuilder::addOperand. NFC by Diana Picus · 9 years ago
  5. 0ee250e [AMDGPU] Allow hoisting of comparisons out of a loop and eliminate condition copies by Stanislav Mekhanoshin · 9 years ago
  6. ae0f6620 [AMDGPU] Fix multiple vreg definitions in si-lower-control-flow by Stanislav Mekhanoshin · 9 years ago
  7. 117296c Use StringRef in Pass/PassManager APIs (NFC) by Mehdi Amini · 9 years ago
  8. e674075 AMDGPU: Partially fix control flow at -O0 by Matt Arsenault · 9 years ago
  9. f98a596 AMDGPU: Remove register operand from si_mask_branch by Matt Arsenault · 9 years ago
  10. 78fc9da AMDGPU: Split SILowerControlFlow into two pieces by Matt Arsenault · 9 years ago
  11. 69fd2c1 AMDGPU: Remove unused tracking of flat instructions by Matt Arsenault · 9 years ago
  12. 57431c9 AMDGPU: Change insertion point of si_mask_branch by Matt Arsenault · 9 years ago
  13. 3b57200 AMDGPU: add execfix flag to SI_ELSE by Nicolai Haehnle · 9 years ago
  14. 46cb48c Remove MCAsmInfo.h include from TargetOptions.h by Reid Kleckner · 9 years ago
  15. 52ef401 AMDGPU: Make AMDGPUMachineFunction fields private by Matt Arsenault · 9 years ago
  16. 2fa171c AMDGPU: Make skip threshold an option by Matt Arsenault · 9 years ago
  17. 63e596803 [AMDGPU] Remove spurious line (should've been removed in r276029). by Davide Italiano · 9 years ago
  18. 1576e38 [AMDGPU] Remove dead code. by Davide Italiano · 9 years ago
  19. cb540bc AMDGPU: Expand register indexing pseudos in custom inserter by Matt Arsenault · 9 years ago
  20. b91805e AMDGPU: Fix not expanding control flow after some kill blocks by Matt Arsenault · 9 years ago
  21. fa5a86a AMDGPU: Fix trying to skip from a block with no successors by Matt Arsenault · 9 years ago
  22. 786724a AMDGPU: Follow up to r275203 by Matt Arsenault · 9 years ago
  23. 657f871 AMDGPU: Fix verifier error with kill intrinsic by Matt Arsenault · 9 years ago
  24. 48d70cb Revert "AMDGPU: Remove unused control flow intrinsic" by Matt Arsenault · 9 years ago
  25. 1322b6f AMDGPU: Improve offset folding for register indexing by Matt Arsenault · 9 years ago
  26. 8f0a92f AMDGPU: Remove unused control flow intrinsic by Matt Arsenault · 9 years ago
  27. b63f18c AMDGPU: Minor adjustment to r274817 by Matt Arsenault · 9 years ago
  28. a74374a AMDGPU: Move si_mask_branch register operand to be a use by Matt Arsenault · 9 years ago
  29. d4a84b1 AMDGPU: Cleanup. Use definesRegister instead of manual loop by Matt Arsenault · 9 years ago
  30. e40530e AMDGPU: Fix return of non-void-returning shaders by Nicolai Haehnle · 9 years ago
  31. c114272 AMDGPU: Add m0 vgpr load loop block as successor by Matt Arsenault · 9 years ago
  32. b4d9503 AMDGPU: Fix out of bounds indirect indexing errors by Matt Arsenault · 9 years ago
  33. 21a4625 AMDGPU: Fix verifier errors with undef vector indices by Matt Arsenault · 9 years ago
  34. 43e92fe AMDGPU: Cleanup subtarget handling. by Matt Arsenault · 9 years ago
  35. 3cb4dde AMDGPU: Fix liveness when expanding m0 loop by Matt Arsenault · 9 years ago
  36. 9babdf4 AMDGPU: Fix verifier errors in SILowerControlFlow by Matt Arsenault · 9 years ago
  37. 4318ea3 AMDGPU: Also look for s_cbranch_vccz by Matt Arsenault · 9 years ago
  38. 701c21e AMDGPU: Fix crash with unreachable terminators. by Matt Arsenault · 10 years ago
  39. df3a20c AMDGPU: Add a shader calling convention by Nicolai Haehnle · 10 years ago
  40. 213e87f AMDGPU: Add SIWholeQuadMode pass by Nicolai Haehnle · 10 years ago
  41. 92339e8 AMDGPU/SI: Fix threshold calculation for branching when exec is zero by Tom Stellard · 10 years ago
  42. fa77181 AMDGPU: add missing braces around multi-line if block by Nicolai Haehnle · 10 years ago
  43. ef160de AMDGPU: Prevent uniform loops from becoming infinite by Nicolai Haehnle · 10 years ago
  44. ed2213e AMDGPU/SI: Incomplete shader binaries need to finish execution at the end by Marek Olsak · 10 years ago
  45. 296b849 AMDGPU: Set flat_scratch from flat_scratch_init reg by Matt Arsenault · 10 years ago
  46. 55d49cf AMDGPU: Initialize SILowerControlFlow by Matt Arsenault · 10 years ago
  47. 806dd0a AMDGPU: Remove trailing whitespace by Matt Arsenault · 10 years ago
  48. 391be09 AMDGPU: Fix adding redundant m0 uses by Matt Arsenault · 10 years ago
  49. 3add643 AMDGPU: Add MachineInstr overloads for instruction format tests by Matt Arsenault · 10 years ago
  50. 2841927 AMDGPU: Use explicit register size indirect pseudos by Matt Arsenault · 10 years ago
  51. 0cb8517 AMDGPU: Fix recomputing dominator tree unnecessarily by Matt Arsenault · 10 years ago
  52. 4635915 AMDGPU/SI: Remove VCCReg by Matt Arsenault · 10 years ago
  53. 95f0606 AMDGPU/SI: Remove EXECReg by Matt Arsenault · 10 years ago
  54. 45bb48e R600 -> AMDGPU rename by Tom Stellard · 10 years ago[Renamed from llvm/lib/Target/R600/SILowerControlFlow.cpp]
  55. 8b0182a R600/SI: Fix indirect addressing with a negative constant offset by Tom Stellard · 11 years ago
  56. d89a557 R600/SI: Don't enable WQM for V_INTERP_* instructions v2 by Michel Danzer · 11 years ago
  57. 494391b R600/SI: Also enable WQM for image opcodes which calculate LOD v3 by Michel Danzer · 11 years ago
  58. fb77f00 R600/SI: Add pattern for bitcasting fp immediates to integers by Tom Stellard · 11 years ago
  59. 45c0b3a R600/SI: Remove VReg_32 register class by Tom Stellard · 11 years ago
  60. 41580de Removing a variable that is initialized but never read. The original author has been alerted to the warning, in case this variable is meant to be used. Fixes -Werror builds in the meantime. by Aaron Ballman · 11 years ago
  61. a99ada5 R600/SI: Emit s_mov_b32 m0, -1 before every DS instruction by Tom Stellard · 11 years ago
  62. 7784992 R600/SI: Use s_movk_i32 by Matt Arsenault · 11 years ago
  63. 3f98140 R600/SI: Add preliminary support for flat address space by Matt Arsenault · 11 years ago
  64. fc6de42 Have MachineFunction cache a pointer to the subtarget to make lookups by Eric Christopher · 11 years ago
  65. d913448 Remove the TargetMachine forwards for TargetSubtargetInfo based by Eric Christopher · 11 years ago
  66. 762af96 R600: Make ShaderType private by Matt Arsenault · 11 years ago
  67. 8942276 R600/SI: Re-initialize the m0 register after using it for indirect addressing by Tom Stellard · 11 years ago
  68. 1bd8072 R600/SI: Use VALU instructions for copying i1 values by Tom Stellard · 12 years ago
  69. 5656db4 [C++11] Add 'override' keywords and remove 'virtual'. Additionally add 'final' and leave 'virtual' on some methods that are marked virtual without overriding anything and have no obvious overrides themselves. R600 edition by Craig Topper · 12 years ago
  70. 062a2ba [C++] Use 'nullptr'. Target edition. by Craig Topper · 12 years ago
  71. 24f4661 R600: avoid calling std::next on an iterator that might be end() by Tim Northover · 12 years ago
  72. fbe435d R600/SI: Use correct dest register class for V_READFIRSTLANE_B32 by Tom Stellard · 12 years ago
  73. b6d0bd4 [C++11] Replace llvm::next and llvm::prior with std::next and std::prev. by Benjamin Kramer · 12 years ago
  74. 9e61c4b R600/SI: Optimize SI_KILL for constant operands by Michel Danzer · 12 years ago
  75. 6f273c5 R600/SI: Allow SI_KILL for geometry shaders by Michel Danzer · 12 years ago
  76. 71b71d2 R600/SI: Fix assertion on infinite loops. by Matt Arsenault · 12 years ago
  77. 5d7aaae R600/SI: Initialize M0 and emit S_WQM_B64 whenever DS instructions are used by Tom Stellard · 12 years ago
  78. 9a32e5f R600/SI: Only use S_WQM_B64 in pixel shaders by Tom Stellard · 12 years ago
  79. eaa3a7e Use llvm_unreachable instead of assert(0) by Matt Arsenault · 12 years ago
  80. 81d871d R600/SI: Add support for private address space load/store by Tom Stellard · 12 years ago
  81. 13c68ef R600: Add support for local memory atomic add by Tom Stellard · 12 years ago
  82. d50bb3c R600/SI: Don't emit S_WQM_B64 instruction for compute shaders by Tom Stellard · 12 years ago
  83. 1c45430 R600/SI: Initial support for LDS/GDS instructions by Michel Danzer · 12 years ago
  84. 37e9adb Don't cache the instruction and register info from the TargetMachine, because by Bill Wendling · 12 years ago
  85. 737d4a1 R600/SI: replace WQM intrinsic by Christian Konig · 13 years ago
  86. 6a9d390 R600/SI: fix ELSE pseudo op handling by Christian Konig · 13 years ago
  87. 2989ffc R600/SI: implement indirect adressing for SI by Christian Konig · 13 years ago
  88. c756cb99 R600/SI: cleanup literal handling v3 by Christian Konig · 13 years ago
  89. c96fb1b R600/SILowerControlFlow.cpp: Fix a warning. [-Wunused-variable] by NAKAMURA Takumi · 13 years ago
  90. be8ebee R600: Optimize and cleanup KILL on SI by Tom Stellard · 13 years ago
  91. 09ef842 R600: Coding style - remove empty spaces from the beginning of functions by Tom Stellard · 13 years ago
  92. e7b907d R600: control flow optimization by Tom Stellard · 13 years ago
  93. f879435 R600: New control flow for SI v2 by Tom Stellard · 13 years ago
  94. 75aadc2 Add R600 backend by Tom Stellard · 13 years ago