Gitiles
Code Review Sign In
gerrit-public.fairphone.software / toolchain / llvm-project / 81fe1fbf4abd00b24e078a80cb15a2d2c1343f11 / llvm / lib / CodeGen / TargetSubtargetInfo.cpp
  1. 59313be [CodeGen] assume max/default throughput for unspecified instructions by Sanjay Patel · 7 years ago
  2. be8616f [MCSchedule] Add the ability to compute the latency and throughput information for MCInst. by Andrea Di Biagio · 7 years ago
  3. b9acf13 [MC] Moved all the remaining logic that computed instruction latency and reciprocal throughput from TargetSchedModel to MCSchedModel. by Andrea Di Biagio · 7 years ago
  4. 0d7df36 [TargetSchedule] shrink interface for init(); NFCI by Sanjay Patel · 7 years ago
  5. 5773ac3 [CodeGen] allow printing of zero latency in sched comments by Sanjay Patel · 8 years ago
  6. c58f216 Introduce the "retpoline" x86 mitigation technique for variant #2 of the speculative execution vulnerabilities disclosed today, specifically identified by CVE-2017-5715, "Branch Target Injection", and is one of the two halves to Spectre.. by Chandler Carruth · 8 years ago
  7. 5c290dc AArch64: Fix emergency spillslot being out of reach for large callframes by Matthias Braun · 8 years ago
  8. e3a8db7 Revert "AArch64: Fix emergency spillslot being out of reach for large callframes" by Matthias Braun · 8 years ago
  9. b42ffa1 AArch64: Fix emergency spillslot being out of reach for large callframes by Matthias Braun · 8 years ago
  10. b3bde2e Fix a bunch more layering of CodeGen headers that are in Target by David Blaikie · 8 years ago
  11. 3f833ed Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layering by David Blaikie · 8 years ago
  12. f9371d8 Add logic to greedy reg alloc to avoid bad eviction chains by Marina Yatsina · 8 years ago
  13. d565951 Support itineraries in TargetSubtargetInfo::getSchedInfoStr - Now if the given instr does not have sched model then we try to calculate the latecy/throughput with help of itineraries. by Andrew V. Tischenko · 8 years ago
  14. 8361b0a [Target] Fix some Clang-tidy modernize-use-using and Include What You Use warnings; other minor fixes (NFC). by Eugene Zelenko · 8 years ago
  15. 6bda14b Sort the remaining #include lines in include/... and lib/.... by Chandler Carruth · 8 years ago
  16. 75745d0 This patch closes PR#32216: Better testing of schedule model instruction latencies/throughputs. by Andrew V. Tischenko · 8 years ago
  17. 7f42344 TargetSubtargetInfo: Move implementation to lib/CodeGen; NFC by Matthias Braun · 9 years ago[Renamed (95%) from llvm/lib/Target/TargetSubtargetInfo.cpp]
  18. b550cb1 [NFC] Header cleanup by Mehdi Amini · 9 years ago
  19. 50f1723 Revert r247692: Replace Triple with a new TargetTuple in MCTargetDesc/* and related. NFC. by Daniel Sanders · 10 years ago
  20. 153010c Re-commit r247683: Replace Triple with a new TargetTuple in MCTargetDesc/* and related. NFC. by Daniel Sanders · 10 years ago
  21. c40de48 Revert r247684 - Replace Triple with a new TargetTuple ... by Daniel Sanders · 10 years ago
  22. 18d4b0d Replace Triple with a new TargetTuple in MCTargetDesc/* and related. NFC. by Daniel Sanders · 10 years ago
  23. 754e21f MC: Remove MCSubtargetInfo() default constructor by Duncan P. N. Exon Smith · 10 years ago
  24. 39a2afc Rename TargetSubtargetInfo::enablePostMachineScheduler() to enablePostRAScheduler() by Matthias Braun · 10 years ago
  25. 5f141b0 Remove useMachineScheduler and replace it with subtarget options by Eric Christopher · 11 years ago
  26. 1175945 Change MCSchedModel to be a struct of statically initialized data. by Pete Cooper · 11 years ago
  27. 59c23cd Rename AtomicExpandLoadLinked into AtomicExpand by Robin Morisset · 11 years ago
  28. a2f658d Move Post RA Scheduling flag bit into SchedMachineModel by Sanjay Patel · 11 years ago
  29. 5caa6a2 [RegAllocGreedy] Provide a subtarget hook to disable the local reassignment by Quentin Colombet · 11 years ago
  30. c40e5ed Add a new subtarget hook for whether or not we'd like to enable by Eric Christopher · 11 years ago
  31. 8d2ee37 Add a subtarget hook: enablePostMachineScheduler. by Andrew Trick · 11 years ago
  32. d0d8cb1 Update an embarassing out-of-date comment. by Andrew Trick · 11 years ago
  33. 8a8cd2b Re-sort all of the includes with ./utils/sort_includes.py so that by Chandler Carruth · 12 years ago
  34. 71e8bb6 Added temp flag -misched-bench for staging in default changes. by Andrew Trick · 12 years ago
  35. b350ffd Add useAA() to TargetSubtargetInfo by Hal Finkel · 12 years ago
  36. 108c88c misched: Allow subtargets to enable misched and dependent options. by Andrew Trick · 13 years ago
  37. 0d639a2 Rename TargetSubtarget to TargetSubtargetInfo for consistency. by Evan Cheng · 14 years ago[Renamed (72%) from llvm/lib/Target/TargetSubtarget.cpp]
  38. b9fe5d5 Allow target to specify regclass for which antideps will only be broken along the critical path. by David Goodwin · 16 years ago
  39. 0d412c2 Fixed to address code review. No functional changes. by David Goodwin · 16 years ago
  40. f3ebc3f Remove attribution from file headers, per discussion on llvmdev. by Chris Lattner · 18 years ago
  41. 5f4ef3c Eliminate all remaining tabs and trailing spaces. by Jeff Cohen · 20 years ago
  42. ddc8b78 I don't know how this ever compiled with gcc, but VC++ correctly rejects it. by Jeff Cohen · 20 years ago
  43. f26625e Implement Subtarget support Implement the X86 Subtarget. by Nate Begeman · 20 years ago