Gitiles
Code Review Sign In
gerrit-public.fairphone.software / toolchain / llvm-project / dede81ea72a786cdbd88fe8e3ff74865a03d464c / llvm / lib / Target / AMDGPU / SILoadStoreOptimizer.cpp
  1. 03d8584 AMDGPU: Move subtarget feature checks into passes by Matt Arsenault · 9 years ago
  2. 43e92fe AMDGPU: Cleanup subtarget handling. by Matt Arsenault · 9 years ago
  3. 4897588 Delete some dead code. by Rafael Espindola · 9 years ago
  4. 7de74af Add optimization bisect opt-in calls for AMDGPU passes by Andrew Kaylor · 9 years ago
  5. ecc7cbf Test commit access by Konstantin Zhuravlyov · 10 years ago
  6. 3ac9cc6 CodeGen: Take MachineInstr& in SlotIndexes and LiveIntervals, NFC by Duncan P. N. Exon Smith · 10 years ago
  7. 84db5d9 AMDGPU/SI: Fix read2 merging into a super register. by Matt Arsenault · 10 years ago
  8. 45bb48e R600 -> AMDGPU rename by Tom Stellard · 10 years ago[Renamed from llvm/lib/Target/R600/SILoadStoreOptimizer.cpp]
  9. 381a94a R600/SI: Remove explicit m0 operand from DS instructions by Tom Stellard · 10 years ago
  10. 799003b Re-sort includes with sort-includes.py and insert raw_ostream.h where it's used. by Benjamin Kramer · 11 years ago
  11. 065e3d4 R600/SI: Move gds operand to the end of operand list by Tom Stellard · 11 years ago
  12. 7792e32 Reuse a bunch of cached subtargets and remove getSubtarget calls by Eric Christopher · 11 years ago
  13. 0d2832a R600/SI: Fix live range error hidden by SIFoldOperands by Matt Arsenault · 11 years ago
  14. a99ada5 R600/SI: Emit s_mov_b32 m0, -1 before every DS instruction by Tom Stellard · 11 years ago
  15. da00cf5 Work around bugs in MSVC "14" CTP 3's conversion logic by Reid Kleckner · 11 years ago
  16. fe0a2e6 R600/SI: Match read2/write2 stride 64 versions by Matt Arsenault · 11 years ago
  17. 4103328 R600/SI: Add load / store machine optimizer pass. by Matt Arsenault · 11 years ago