| /*************************************************************************** |
| * Plug-in for OV7630 image sensor connected to the SN9C1xx PC Camera * |
| * Controllers * |
| * * |
| * Copyright (C) 2006-2007 by Luca Risolia <luca.risolia@studio.unibo.it> * |
| * * |
| * This program is free software; you can redistribute it and/or modify * |
| * it under the terms of the GNU General Public License as published by * |
| * the Free Software Foundation; either version 2 of the License, or * |
| * (at your option) any later version. * |
| * * |
| * This program is distributed in the hope that it will be useful, * |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of * |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * |
| * GNU General Public License for more details. * |
| * * |
| * You should have received a copy of the GNU General Public License * |
| * along with this program; if not, write to the Free Software * |
| * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. * |
| ***************************************************************************/ |
| |
| #include "sn9c102_sensor.h" |
| |
| |
| static struct sn9c102_sensor ov7630; |
| |
| |
| static int ov7630_init(struct sn9c102_device* cam) |
| { |
| int err = 0; |
| |
| switch (sn9c102_get_bridge(cam)) { |
| case BRIDGE_SN9C101: |
| case BRIDGE_SN9C102: |
| err += sn9c102_write_reg(cam, 0x00, 0x14); |
| err += sn9c102_write_reg(cam, 0x60, 0x17); |
| err += sn9c102_write_reg(cam, 0x0f, 0x18); |
| err += sn9c102_write_reg(cam, 0x50, 0x19); |
| |
| err += sn9c102_i2c_write(cam, 0x12, 0x8d); |
| err += sn9c102_i2c_write(cam, 0x12, 0x0d); |
| err += sn9c102_i2c_write(cam, 0x11, 0x00); |
| err += sn9c102_i2c_write(cam, 0x15, 0x34); |
| err += sn9c102_i2c_write(cam, 0x16, 0x03); |
| err += sn9c102_i2c_write(cam, 0x17, 0x1c); |
| err += sn9c102_i2c_write(cam, 0x18, 0xbd); |
| err += sn9c102_i2c_write(cam, 0x19, 0x06); |
| err += sn9c102_i2c_write(cam, 0x1a, 0xf6); |
| err += sn9c102_i2c_write(cam, 0x1b, 0x04); |
| err += sn9c102_i2c_write(cam, 0x20, 0x44); |
| err += sn9c102_i2c_write(cam, 0x23, 0xee); |
| err += sn9c102_i2c_write(cam, 0x26, 0xa0); |
| err += sn9c102_i2c_write(cam, 0x27, 0x9a); |
| err += sn9c102_i2c_write(cam, 0x28, 0x20); |
| err += sn9c102_i2c_write(cam, 0x29, 0x30); |
| err += sn9c102_i2c_write(cam, 0x2f, 0x3d); |
| err += sn9c102_i2c_write(cam, 0x30, 0x24); |
| err += sn9c102_i2c_write(cam, 0x32, 0x86); |
| err += sn9c102_i2c_write(cam, 0x60, 0xa9); |
| err += sn9c102_i2c_write(cam, 0x61, 0x42); |
| err += sn9c102_i2c_write(cam, 0x65, 0x00); |
| err += sn9c102_i2c_write(cam, 0x69, 0x38); |
| err += sn9c102_i2c_write(cam, 0x6f, 0x88); |
| err += sn9c102_i2c_write(cam, 0x70, 0x0b); |
| err += sn9c102_i2c_write(cam, 0x71, 0x00); |
| err += sn9c102_i2c_write(cam, 0x74, 0x21); |
| err += sn9c102_i2c_write(cam, 0x7d, 0xf7); |
| break; |
| case BRIDGE_SN9C103: |
| err += sn9c102_write_reg(cam, 0x00, 0x02); |
| err += sn9c102_write_reg(cam, 0x00, 0x03); |
| err += sn9c102_write_reg(cam, 0x1a, 0x04); |
| err += sn9c102_write_reg(cam, 0x20, 0x05); |
| err += sn9c102_write_reg(cam, 0x20, 0x06); |
| err += sn9c102_write_reg(cam, 0x20, 0x07); |
| err += sn9c102_write_reg(cam, 0x03, 0x10); |
| err += sn9c102_write_reg(cam, 0x0a, 0x14); |
| err += sn9c102_write_reg(cam, 0x60, 0x17); |
| err += sn9c102_write_reg(cam, 0x0f, 0x18); |
| err += sn9c102_write_reg(cam, 0x50, 0x19); |
| err += sn9c102_write_reg(cam, 0x1d, 0x1a); |
| err += sn9c102_write_reg(cam, 0x10, 0x1b); |
| err += sn9c102_write_reg(cam, 0x02, 0x1c); |
| err += sn9c102_write_reg(cam, 0x03, 0x1d); |
| err += sn9c102_write_reg(cam, 0x0f, 0x1e); |
| err += sn9c102_write_reg(cam, 0x0c, 0x1f); |
| err += sn9c102_write_reg(cam, 0x00, 0x20); |
| err += sn9c102_write_reg(cam, 0x10, 0x21); |
| err += sn9c102_write_reg(cam, 0x20, 0x22); |
| err += sn9c102_write_reg(cam, 0x30, 0x23); |
| err += sn9c102_write_reg(cam, 0x40, 0x24); |
| err += sn9c102_write_reg(cam, 0x50, 0x25); |
| err += sn9c102_write_reg(cam, 0x60, 0x26); |
| err += sn9c102_write_reg(cam, 0x70, 0x27); |
| err += sn9c102_write_reg(cam, 0x80, 0x28); |
| err += sn9c102_write_reg(cam, 0x90, 0x29); |
| err += sn9c102_write_reg(cam, 0xa0, 0x2a); |
| err += sn9c102_write_reg(cam, 0xb0, 0x2b); |
| err += sn9c102_write_reg(cam, 0xc0, 0x2c); |
| err += sn9c102_write_reg(cam, 0xd0, 0x2d); |
| err += sn9c102_write_reg(cam, 0xe0, 0x2e); |
| err += sn9c102_write_reg(cam, 0xf0, 0x2f); |
| err += sn9c102_write_reg(cam, 0xff, 0x30); |
| |
| err += sn9c102_i2c_write(cam, 0x12, 0x8d); |
| err += sn9c102_i2c_write(cam, 0x12, 0x0d); |
| err += sn9c102_i2c_write(cam, 0x15, 0x34); |
| err += sn9c102_i2c_write(cam, 0x11, 0x01); |
| err += sn9c102_i2c_write(cam, 0x1b, 0x04); |
| err += sn9c102_i2c_write(cam, 0x20, 0x44); |
| err += sn9c102_i2c_write(cam, 0x23, 0xee); |
| err += sn9c102_i2c_write(cam, 0x26, 0xa0); |
| err += sn9c102_i2c_write(cam, 0x27, 0x9a); |
| err += sn9c102_i2c_write(cam, 0x28, 0x20); |
| err += sn9c102_i2c_write(cam, 0x29, 0x30); |
| err += sn9c102_i2c_write(cam, 0x2f, 0x3d); |
| err += sn9c102_i2c_write(cam, 0x30, 0x24); |
| err += sn9c102_i2c_write(cam, 0x32, 0x86); |
| err += sn9c102_i2c_write(cam, 0x60, 0xa9); |
| err += sn9c102_i2c_write(cam, 0x61, 0x42); |
| err += sn9c102_i2c_write(cam, 0x65, 0x00); |
| err += sn9c102_i2c_write(cam, 0x69, 0x38); |
| err += sn9c102_i2c_write(cam, 0x6f, 0x88); |
| err += sn9c102_i2c_write(cam, 0x70, 0x0b); |
| err += sn9c102_i2c_write(cam, 0x71, 0x00); |
| err += sn9c102_i2c_write(cam, 0x74, 0x21); |
| err += sn9c102_i2c_write(cam, 0x7d, 0xf7); |
| break; |
| default: |
| break; |
| } |
| |
| return err; |
| } |
| |
| |
| static int ov7630_get_ctrl(struct sn9c102_device* cam, |
| struct v4l2_control* ctrl) |
| { |
| int err = 0; |
| |
| switch (ctrl->id) { |
| case V4L2_CID_EXPOSURE: |
| if ((ctrl->value = sn9c102_i2c_read(cam, 0x10)) < 0) |
| return -EIO; |
| break; |
| case V4L2_CID_RED_BALANCE: |
| ctrl->value = sn9c102_pread_reg(cam, 0x07); |
| break; |
| case V4L2_CID_BLUE_BALANCE: |
| ctrl->value = sn9c102_pread_reg(cam, 0x06); |
| break; |
| case SN9C102_V4L2_CID_GREEN_BALANCE: |
| ctrl->value = sn9c102_pread_reg(cam, 0x05); |
| break; |
| case V4L2_CID_GAIN: |
| if ((ctrl->value = sn9c102_i2c_read(cam, 0x00)) < 0) |
| return -EIO; |
| ctrl->value &= 0x3f; |
| break; |
| case V4L2_CID_DO_WHITE_BALANCE: |
| if ((ctrl->value = sn9c102_i2c_read(cam, 0x0c)) < 0) |
| return -EIO; |
| ctrl->value &= 0x3f; |
| break; |
| case V4L2_CID_WHITENESS: |
| if ((ctrl->value = sn9c102_i2c_read(cam, 0x0d)) < 0) |
| return -EIO; |
| ctrl->value &= 0x3f; |
| break; |
| case V4L2_CID_AUTOGAIN: |
| if ((ctrl->value = sn9c102_i2c_read(cam, 0x13)) < 0) |
| return -EIO; |
| ctrl->value &= 0x01; |
| break; |
| case V4L2_CID_VFLIP: |
| if ((ctrl->value = sn9c102_i2c_read(cam, 0x75)) < 0) |
| return -EIO; |
| ctrl->value = (ctrl->value & 0x80) ? 1 : 0; |
| break; |
| case SN9C102_V4L2_CID_GAMMA: |
| if ((ctrl->value = sn9c102_i2c_read(cam, 0x14)) < 0) |
| return -EIO; |
| ctrl->value = (ctrl->value & 0x02) ? 1 : 0; |
| break; |
| case SN9C102_V4L2_CID_BAND_FILTER: |
| if ((ctrl->value = sn9c102_i2c_read(cam, 0x2d)) < 0) |
| return -EIO; |
| ctrl->value = (ctrl->value & 0x02) ? 1 : 0; |
| break; |
| default: |
| return -EINVAL; |
| } |
| |
| return err ? -EIO : 0; |
| } |
| |
| |
| static int ov7630_set_ctrl(struct sn9c102_device* cam, |
| const struct v4l2_control* ctrl) |
| { |
| int err = 0; |
| |
| switch (ctrl->id) { |
| case V4L2_CID_EXPOSURE: |
| err += sn9c102_i2c_write(cam, 0x10, ctrl->value); |
| break; |
| case V4L2_CID_RED_BALANCE: |
| err += sn9c102_write_reg(cam, ctrl->value, 0x07); |
| break; |
| case V4L2_CID_BLUE_BALANCE: |
| err += sn9c102_write_reg(cam, ctrl->value, 0x06); |
| break; |
| case SN9C102_V4L2_CID_GREEN_BALANCE: |
| err += sn9c102_write_reg(cam, ctrl->value, 0x05); |
| break; |
| case V4L2_CID_GAIN: |
| err += sn9c102_i2c_write(cam, 0x00, ctrl->value); |
| break; |
| case V4L2_CID_DO_WHITE_BALANCE: |
| err += sn9c102_i2c_write(cam, 0x0c, ctrl->value); |
| break; |
| case V4L2_CID_WHITENESS: |
| err += sn9c102_i2c_write(cam, 0x0d, ctrl->value); |
| break; |
| case V4L2_CID_AUTOGAIN: |
| err += sn9c102_i2c_write(cam, 0x13, ctrl->value | |
| (ctrl->value << 1)); |
| break; |
| case V4L2_CID_VFLIP: |
| err += sn9c102_i2c_write(cam, 0x75, 0x0e | (ctrl->value << 7)); |
| break; |
| case SN9C102_V4L2_CID_GAMMA: |
| err += sn9c102_i2c_write(cam, 0x14, ctrl->value << 2); |
| break; |
| case SN9C102_V4L2_CID_BAND_FILTER: |
| err += sn9c102_i2c_write(cam, 0x2d, ctrl->value << 2); |
| break; |
| default: |
| return -EINVAL; |
| } |
| |
| return err ? -EIO : 0; |
| } |
| |
| |
| static int ov7630_set_crop(struct sn9c102_device* cam, |
| const struct v4l2_rect* rect) |
| { |
| struct sn9c102_sensor* s = sn9c102_get_sensor(cam); |
| int err = 0; |
| u8 h_start = (u8)(rect->left - s->cropcap.bounds.left) + 1, |
| v_start = (u8)(rect->top - s->cropcap.bounds.top) + 1; |
| |
| err += sn9c102_write_reg(cam, h_start, 0x12); |
| err += sn9c102_write_reg(cam, v_start, 0x13); |
| |
| return err; |
| } |
| |
| |
| static int ov7630_set_pix_format(struct sn9c102_device* cam, |
| const struct v4l2_pix_format* pix) |
| { |
| int err = 0; |
| |
| if (pix->pixelformat == V4L2_PIX_FMT_SN9C10X) |
| err += sn9c102_write_reg(cam, 0x20, 0x19); |
| else |
| err += sn9c102_write_reg(cam, 0x50, 0x19); |
| |
| return err; |
| } |
| |
| |
| static struct sn9c102_sensor ov7630 = { |
| .name = "OV7630", |
| .maintainer = "Luca Risolia <luca.risolia@studio.unibo.it>", |
| .supported_bridge = BRIDGE_SN9C101 | BRIDGE_SN9C102 | BRIDGE_SN9C103, |
| .sysfs_ops = SN9C102_I2C_READ | SN9C102_I2C_WRITE, |
| .frequency = SN9C102_I2C_100KHZ, |
| .interface = SN9C102_I2C_2WIRES, |
| .i2c_slave_id = 0x21, |
| .init = &ov7630_init, |
| .qctrl = { |
| { |
| .id = V4L2_CID_GAIN, |
| .type = V4L2_CTRL_TYPE_INTEGER, |
| .name = "global gain", |
| .minimum = 0x00, |
| .maximum = 0x3f, |
| .step = 0x01, |
| .default_value = 0x14, |
| .flags = 0, |
| }, |
| { |
| .id = V4L2_CID_EXPOSURE, |
| .type = V4L2_CTRL_TYPE_INTEGER, |
| .name = "exposure", |
| .minimum = 0x00, |
| .maximum = 0xff, |
| .step = 0x01, |
| .default_value = 0x60, |
| .flags = 0, |
| }, |
| { |
| .id = V4L2_CID_WHITENESS, |
| .type = V4L2_CTRL_TYPE_INTEGER, |
| .name = "white balance background: red", |
| .minimum = 0x00, |
| .maximum = 0x3f, |
| .step = 0x01, |
| .default_value = 0x20, |
| .flags = 0, |
| }, |
| { |
| .id = V4L2_CID_DO_WHITE_BALANCE, |
| .type = V4L2_CTRL_TYPE_INTEGER, |
| .name = "white balance background: blue", |
| .minimum = 0x00, |
| .maximum = 0x3f, |
| .step = 0x01, |
| .default_value = 0x20, |
| .flags = 0, |
| }, |
| { |
| .id = V4L2_CID_RED_BALANCE, |
| .type = V4L2_CTRL_TYPE_INTEGER, |
| .name = "red balance", |
| .minimum = 0x00, |
| .maximum = 0x7f, |
| .step = 0x01, |
| .default_value = 0x20, |
| .flags = 0, |
| }, |
| { |
| .id = V4L2_CID_BLUE_BALANCE, |
| .type = V4L2_CTRL_TYPE_INTEGER, |
| .name = "blue balance", |
| .minimum = 0x00, |
| .maximum = 0x7f, |
| .step = 0x01, |
| .default_value = 0x20, |
| .flags = 0, |
| }, |
| { |
| .id = V4L2_CID_AUTOGAIN, |
| .type = V4L2_CTRL_TYPE_BOOLEAN, |
| .name = "auto adjust", |
| .minimum = 0x00, |
| .maximum = 0x01, |
| .step = 0x01, |
| .default_value = 0x00, |
| .flags = 0, |
| }, |
| { |
| .id = V4L2_CID_VFLIP, |
| .type = V4L2_CTRL_TYPE_BOOLEAN, |
| .name = "vertical flip", |
| .minimum = 0x00, |
| .maximum = 0x01, |
| .step = 0x01, |
| .default_value = 0x01, |
| .flags = 0, |
| }, |
| { |
| .id = SN9C102_V4L2_CID_GREEN_BALANCE, |
| .type = V4L2_CTRL_TYPE_INTEGER, |
| .name = "green balance", |
| .minimum = 0x00, |
| .maximum = 0x7f, |
| .step = 0x01, |
| .default_value = 0x20, |
| .flags = 0, |
| }, |
| { |
| .id = SN9C102_V4L2_CID_BAND_FILTER, |
| .type = V4L2_CTRL_TYPE_BOOLEAN, |
| .name = "band filter", |
| .minimum = 0x00, |
| .maximum = 0x01, |
| .step = 0x01, |
| .default_value = 0x00, |
| .flags = 0, |
| }, |
| { |
| .id = SN9C102_V4L2_CID_GAMMA, |
| .type = V4L2_CTRL_TYPE_BOOLEAN, |
| .name = "rgb gamma", |
| .minimum = 0x00, |
| .maximum = 0x01, |
| .step = 0x01, |
| .default_value = 0x00, |
| .flags = 0, |
| }, |
| }, |
| .get_ctrl = &ov7630_get_ctrl, |
| .set_ctrl = &ov7630_set_ctrl, |
| .cropcap = { |
| .bounds = { |
| .left = 0, |
| .top = 0, |
| .width = 640, |
| .height = 480, |
| }, |
| .defrect = { |
| .left = 0, |
| .top = 0, |
| .width = 640, |
| .height = 480, |
| }, |
| }, |
| .set_crop = &ov7630_set_crop, |
| .pix_format = { |
| .width = 640, |
| .height = 480, |
| .pixelformat = V4L2_PIX_FMT_SN9C10X, |
| .priv = 8, |
| }, |
| .set_pix_format = &ov7630_set_pix_format |
| }; |
| |
| |
| int sn9c102_probe_ov7630(struct sn9c102_device* cam) |
| { |
| int pid, ver, err = 0; |
| |
| switch (sn9c102_get_bridge(cam)) { |
| case BRIDGE_SN9C101: |
| case BRIDGE_SN9C102: |
| err += sn9c102_write_reg(cam, 0x01, 0x01); |
| err += sn9c102_write_reg(cam, 0x00, 0x01); |
| err += sn9c102_write_reg(cam, 0x28, 0x17); |
| break; |
| case BRIDGE_SN9C103: /* do _not_ change anything! */ |
| err += sn9c102_write_reg(cam, 0x09, 0x01); |
| err += sn9c102_write_reg(cam, 0x42, 0x01); |
| err += sn9c102_write_reg(cam, 0x28, 0x17); |
| err += sn9c102_write_reg(cam, 0x44, 0x02); |
| pid = sn9c102_i2c_try_read(cam, &ov7630, 0x0a); |
| if (err || pid < 0) { /* try a different initialization */ |
| err = sn9c102_write_reg(cam, 0x01, 0x01); |
| err += sn9c102_write_reg(cam, 0x00, 0x01); |
| } |
| break; |
| default: |
| break; |
| } |
| |
| pid = sn9c102_i2c_try_read(cam, &ov7630, 0x0a); |
| ver = sn9c102_i2c_try_read(cam, &ov7630, 0x0b); |
| if (err || pid < 0 || ver < 0) |
| return -EIO; |
| if (pid != 0x76 || ver != 0x31) |
| return -ENODEV; |
| sn9c102_attach_sensor(cam, &ov7630); |
| |
| return 0; |
| } |