Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 1 | /* |
Vikram Mulukutla | 01d06b8 | 2012-01-10 14:19:44 -0800 | [diff] [blame] | 2 | * Copyright (c) 2011-2012, Code Aurora Forum. All rights reserved. |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 3 | * |
| 4 | * This program is free software; you can redistribute it and/or modify |
| 5 | * it under the terms of the GNU General Public License version 2 and |
| 6 | * only version 2 as published by the Free Software Foundation. |
| 7 | * |
| 8 | * This program is distributed in the hope that it will be useful, |
| 9 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 10 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 11 | * GNU General Public License for more details. |
| 12 | */ |
| 13 | |
| 14 | #define pr_fmt(fmt) "%s: " fmt, __func__ |
| 15 | |
| 16 | #include <linux/kernel.h> |
| 17 | #include <linux/init.h> |
| 18 | #include <linux/io.h> |
| 19 | #include <linux/delay.h> |
| 20 | #include <linux/mutex.h> |
| 21 | #include <linux/spinlock.h> |
| 22 | #include <linux/errno.h> |
| 23 | #include <linux/cpufreq.h> |
| 24 | #include <linux/clk.h> |
| 25 | |
| 26 | #include <asm/cpu.h> |
| 27 | |
| 28 | #include <mach/board.h> |
| 29 | #include <mach/msm_iomap.h> |
Matt Wagantall | 095760f | 2011-10-18 15:21:36 -0700 | [diff] [blame] | 30 | #include <mach/msm_bus.h> |
| 31 | #include <mach/msm_bus_board.h> |
Matt Wagantall | b1be566 | 2011-10-18 13:28:58 -0700 | [diff] [blame] | 32 | #include <mach/rpm-regulator.h> |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 33 | |
| 34 | #include "acpuclock.h" |
| 35 | |
| 36 | #define REG_CLKSEL_0 (MSM_APCS_GLB_BASE + 0x08) |
| 37 | #define REG_CLKDIV_0 (MSM_APCS_GLB_BASE + 0x0C) |
| 38 | #define REG_CLKSEL_1 (MSM_APCS_GLB_BASE + 0x10) |
| 39 | #define REG_CLKDIV_1 (MSM_APCS_GLB_BASE + 0x14) |
| 40 | #define REG_CLKOUTSEL (MSM_APCS_GLB_BASE + 0x18) |
| 41 | |
Matt Wagantall | b1be566 | 2011-10-18 13:28:58 -0700 | [diff] [blame] | 42 | #define MAX_VDD_CPU 1150000 |
| 43 | #define MAX_VDD_MEM 1150000 |
| 44 | |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 45 | enum clk_src { |
| 46 | SRC_CXO, |
| 47 | SRC_PLL0, |
| 48 | SRC_PLL8, |
| 49 | SRC_PLL9, |
| 50 | NUM_SRC, |
| 51 | }; |
| 52 | |
| 53 | struct src_clock { |
| 54 | struct clk *clk; |
| 55 | const char *name; |
| 56 | }; |
| 57 | |
| 58 | static struct src_clock clocks[NUM_SRC] = { |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 59 | [SRC_PLL0].name = "pll0", |
| 60 | [SRC_PLL8].name = "pll8", |
| 61 | [SRC_PLL9].name = "pll9", |
| 62 | }; |
| 63 | |
| 64 | struct clkctl_acpu_speed { |
| 65 | bool use_for_scaling; |
| 66 | unsigned int khz; |
| 67 | int src; |
| 68 | unsigned int src_sel; |
| 69 | unsigned int src_div; |
Matt Wagantall | b1be566 | 2011-10-18 13:28:58 -0700 | [diff] [blame] | 70 | unsigned int vdd_cpu; |
| 71 | unsigned int vdd_mem; |
Matt Wagantall | 095760f | 2011-10-18 15:21:36 -0700 | [diff] [blame] | 72 | unsigned int bw_level; |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 73 | }; |
| 74 | |
| 75 | struct acpuclk_state { |
| 76 | struct mutex lock; |
| 77 | struct clkctl_acpu_speed *current_speed; |
| 78 | }; |
| 79 | |
| 80 | static struct acpuclk_state drv_state = { |
| 81 | .current_speed = &(struct clkctl_acpu_speed){ 0 }, |
| 82 | }; |
| 83 | |
Matt Wagantall | 095760f | 2011-10-18 15:21:36 -0700 | [diff] [blame] | 84 | /* Instantaneous bandwidth requests in MB/s. */ |
| 85 | #define BW_MBPS(_bw) \ |
| 86 | { \ |
| 87 | .vectors = &(struct msm_bus_vectors){ \ |
| 88 | .src = MSM_BUS_MASTER_AMPSS_M0, \ |
| 89 | .dst = MSM_BUS_SLAVE_EBI_CH0, \ |
| 90 | .ib = (_bw) * 1000000UL, \ |
| 91 | .ab = 0, \ |
| 92 | }, \ |
| 93 | .num_paths = 1, \ |
| 94 | } |
| 95 | static struct msm_bus_paths bw_level_tbl[] = { |
| 96 | [0] = BW_MBPS(152), /* At least 19 MHz on bus. */ |
| 97 | [1] = BW_MBPS(368), /* At least 46 MHz on bus. */ |
| 98 | [2] = BW_MBPS(552), /* At least 69 MHz on bus. */ |
| 99 | [3] = BW_MBPS(736), /* At least 92 MHz on bus. */ |
| 100 | [4] = BW_MBPS(1064), /* At least 133 MHz on bus. */ |
Vikram Mulukutla | 01d06b8 | 2012-01-10 14:19:44 -0800 | [diff] [blame] | 101 | [5] = BW_MBPS(1536), /* At least 192 MHz on bus. */ |
Matt Wagantall | 095760f | 2011-10-18 15:21:36 -0700 | [diff] [blame] | 102 | }; |
| 103 | |
| 104 | static struct msm_bus_scale_pdata bus_client_pdata = { |
| 105 | .usecase = bw_level_tbl, |
| 106 | .num_usecases = ARRAY_SIZE(bw_level_tbl), |
| 107 | .active_only = 1, |
| 108 | .name = "acpuclock", |
| 109 | }; |
| 110 | |
| 111 | static uint32_t bus_perf_client; |
| 112 | |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 113 | static struct clkctl_acpu_speed acpu_freq_tbl[] = { |
Matt Wagantall | 095760f | 2011-10-18 15:21:36 -0700 | [diff] [blame] | 114 | { 0, 19200, SRC_CXO, 0, 0, 950000, 1050000, 0 }, |
| 115 | { 1, 138000, SRC_PLL0, 6, 1, 950000, 1050000, 2 }, |
| 116 | { 1, 276000, SRC_PLL0, 6, 0, 1050000, 1050000, 2 }, |
| 117 | { 1, 384000, SRC_PLL8, 3, 0, 1150000, 1150000, 4 }, |
Vikram Mulukutla | 01d06b8 | 2012-01-10 14:19:44 -0800 | [diff] [blame] | 118 | /* The row below may be changed at runtime depending on hw rev. */ |
Matt Wagantall | 095760f | 2011-10-18 15:21:36 -0700 | [diff] [blame] | 119 | { 1, 440000, SRC_PLL9, 2, 0, 1150000, 1150000, 4 }, |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 120 | { 0 } |
| 121 | }; |
| 122 | |
| 123 | static void select_clk_source_div(struct clkctl_acpu_speed *s) |
| 124 | { |
| 125 | static void * __iomem const sel_reg[] = {REG_CLKSEL_0, REG_CLKSEL_1}; |
| 126 | static void * __iomem const div_reg[] = {REG_CLKDIV_0, REG_CLKDIV_1}; |
| 127 | uint32_t next_bank; |
| 128 | |
| 129 | next_bank = !(readl_relaxed(REG_CLKOUTSEL) & 1); |
| 130 | writel_relaxed(s->src_sel, sel_reg[next_bank]); |
| 131 | writel_relaxed(s->src_div, div_reg[next_bank]); |
| 132 | writel_relaxed(next_bank, REG_CLKOUTSEL); |
| 133 | |
| 134 | /* Wait for switch to complete. */ |
| 135 | mb(); |
| 136 | udelay(1); |
| 137 | } |
| 138 | |
Matt Wagantall | 095760f | 2011-10-18 15:21:36 -0700 | [diff] [blame] | 139 | /* Update the bus bandwidth request. */ |
| 140 | static void set_bus_bw(unsigned int bw) |
| 141 | { |
| 142 | int ret; |
| 143 | |
| 144 | /* Bounds check. */ |
| 145 | if (bw >= ARRAY_SIZE(bw_level_tbl)) { |
| 146 | pr_err("invalid bandwidth request (%d)\n", bw); |
| 147 | return; |
| 148 | } |
| 149 | |
| 150 | /* Update bandwidth if request has changed. This may sleep. */ |
| 151 | ret = msm_bus_scale_client_update_request(bus_perf_client, bw); |
| 152 | if (ret) |
| 153 | pr_err("bandwidth request failed (%d)\n", ret); |
| 154 | |
| 155 | return; |
| 156 | } |
| 157 | |
Matt Wagantall | b1be566 | 2011-10-18 13:28:58 -0700 | [diff] [blame] | 158 | /* Apply any per-cpu voltage increases. */ |
| 159 | static int increase_vdd(unsigned int vdd_cpu, unsigned int vdd_mem) |
| 160 | { |
| 161 | int rc = 0; |
| 162 | |
| 163 | /* |
| 164 | * Increase vdd_mem active-set before vdd_cpu. |
| 165 | * vdd_mem should be >= vdd_cpu. |
| 166 | */ |
| 167 | rc = rpm_vreg_set_voltage(RPM_VREG_ID_PM8018_L9, RPM_VREG_VOTER1, |
| 168 | vdd_mem, MAX_VDD_MEM, 0); |
| 169 | if (rc) { |
| 170 | pr_err("vdd_mem increase failed (%d)\n", rc); |
| 171 | return rc; |
| 172 | } |
| 173 | |
| 174 | rc = rpm_vreg_set_voltage(RPM_VREG_ID_PM8018_S1, RPM_VREG_VOTER1, |
| 175 | vdd_cpu, MAX_VDD_CPU, 0); |
| 176 | if (rc) |
| 177 | pr_err("vdd_cpu increase failed (%d)\n", rc); |
| 178 | |
| 179 | return rc; |
| 180 | } |
| 181 | |
| 182 | /* Apply any per-cpu voltage decreases. */ |
| 183 | static void decrease_vdd(unsigned int vdd_cpu, unsigned int vdd_mem) |
| 184 | { |
| 185 | int ret; |
| 186 | |
| 187 | /* Update CPU voltage. */ |
| 188 | ret = rpm_vreg_set_voltage(RPM_VREG_ID_PM8018_S1, RPM_VREG_VOTER1, |
| 189 | vdd_cpu, MAX_VDD_CPU, 0); |
| 190 | if (ret) { |
| 191 | pr_err("vdd_cpu decrease failed (%d)\n", ret); |
| 192 | return; |
| 193 | } |
| 194 | |
| 195 | /* |
| 196 | * Decrease vdd_mem active-set after vdd_cpu. |
| 197 | * vdd_mem should be >= vdd_cpu. |
| 198 | */ |
| 199 | ret = rpm_vreg_set_voltage(RPM_VREG_ID_PM8018_L9, RPM_VREG_VOTER1, |
| 200 | vdd_mem, MAX_VDD_MEM, 0); |
| 201 | if (ret) |
| 202 | pr_err("vdd_mem decrease failed (%d)\n", ret); |
| 203 | } |
| 204 | |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 205 | static int acpuclk_9615_set_rate(int cpu, unsigned long rate, |
| 206 | enum setrate_reason reason) |
| 207 | { |
| 208 | struct clkctl_acpu_speed *tgt_s, *strt_s; |
| 209 | int rc = 0; |
| 210 | |
| 211 | if (reason == SETRATE_CPUFREQ) |
| 212 | mutex_lock(&drv_state.lock); |
| 213 | |
| 214 | strt_s = drv_state.current_speed; |
| 215 | |
| 216 | /* Return early if rate didn't change. */ |
| 217 | if (rate == strt_s->khz) |
| 218 | goto out; |
| 219 | |
| 220 | /* Find target frequency. */ |
| 221 | for (tgt_s = acpu_freq_tbl; tgt_s->khz != 0; tgt_s++) |
| 222 | if (tgt_s->khz == rate) |
| 223 | break; |
| 224 | if (tgt_s->khz == 0) { |
| 225 | rc = -EINVAL; |
| 226 | goto out; |
| 227 | } |
| 228 | |
Matt Wagantall | b1be566 | 2011-10-18 13:28:58 -0700 | [diff] [blame] | 229 | /* Increase VDD levels if needed. */ |
| 230 | if ((reason == SETRATE_CPUFREQ || reason == SETRATE_INIT) |
| 231 | && (tgt_s->khz > strt_s->khz)) { |
| 232 | rc = increase_vdd(tgt_s->vdd_cpu, tgt_s->vdd_mem); |
| 233 | if (rc) |
| 234 | goto out; |
| 235 | } |
| 236 | |
Matt Wagantall | f5d6407 | 2011-10-13 14:15:19 -0700 | [diff] [blame] | 237 | pr_debug("Switching from CPU rate %u KHz -> %u KHz\n", |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 238 | strt_s->khz, tgt_s->khz); |
| 239 | |
| 240 | /* Switch CPU speed. */ |
| 241 | clk_enable(clocks[tgt_s->src].clk); |
| 242 | select_clk_source_div(tgt_s); |
| 243 | clk_disable(clocks[strt_s->src].clk); |
| 244 | |
| 245 | drv_state.current_speed = tgt_s; |
Matt Wagantall | f5d6407 | 2011-10-13 14:15:19 -0700 | [diff] [blame] | 246 | pr_debug("CPU speed change complete\n"); |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 247 | |
Matt Wagantall | b1be566 | 2011-10-18 13:28:58 -0700 | [diff] [blame] | 248 | /* Nothing else to do for SWFI or power-collapse. */ |
| 249 | if (reason == SETRATE_SWFI || reason == SETRATE_PC) |
| 250 | goto out; |
| 251 | |
Matt Wagantall | 095760f | 2011-10-18 15:21:36 -0700 | [diff] [blame] | 252 | /* Update bus bandwith request. */ |
| 253 | set_bus_bw(tgt_s->bw_level); |
| 254 | |
Matt Wagantall | b1be566 | 2011-10-18 13:28:58 -0700 | [diff] [blame] | 255 | /* Drop VDD levels if we can. */ |
| 256 | if (tgt_s->khz < strt_s->khz) |
| 257 | decrease_vdd(tgt_s->vdd_cpu, tgt_s->vdd_mem); |
| 258 | |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 259 | out: |
| 260 | if (reason == SETRATE_CPUFREQ) |
| 261 | mutex_unlock(&drv_state.lock); |
| 262 | return rc; |
| 263 | } |
| 264 | |
| 265 | static unsigned long acpuclk_9615_get_rate(int cpu) |
| 266 | { |
| 267 | return drv_state.current_speed->khz; |
| 268 | } |
| 269 | |
| 270 | #ifdef CONFIG_CPU_FREQ_MSM |
| 271 | static struct cpufreq_frequency_table freq_table[30]; |
| 272 | |
| 273 | static void __init cpufreq_table_init(void) |
| 274 | { |
| 275 | int i, freq_cnt = 0; |
| 276 | |
| 277 | /* Construct the freq_table tables from acpu_freq_tbl. */ |
| 278 | for (i = 0; acpu_freq_tbl[i].khz != 0 |
| 279 | && freq_cnt < ARRAY_SIZE(freq_table); i++) { |
| 280 | if (acpu_freq_tbl[i].use_for_scaling) { |
| 281 | freq_table[freq_cnt].index = freq_cnt; |
| 282 | freq_table[freq_cnt].frequency |
| 283 | = acpu_freq_tbl[i].khz; |
| 284 | freq_cnt++; |
| 285 | } |
| 286 | } |
| 287 | /* freq_table not big enough to store all usable freqs. */ |
| 288 | BUG_ON(acpu_freq_tbl[i].khz != 0); |
| 289 | |
| 290 | freq_table[freq_cnt].index = freq_cnt; |
| 291 | freq_table[freq_cnt].frequency = CPUFREQ_TABLE_END; |
| 292 | |
| 293 | pr_info("CPU: %d scaling frequencies supported.\n", freq_cnt); |
| 294 | |
| 295 | /* Register table with CPUFreq. */ |
| 296 | cpufreq_frequency_table_get_attr(freq_table, smp_processor_id()); |
| 297 | } |
| 298 | #else |
| 299 | static void __init cpufreq_table_init(void) {} |
| 300 | #endif |
| 301 | |
| 302 | static struct acpuclk_data acpuclk_9615_data = { |
| 303 | .set_rate = acpuclk_9615_set_rate, |
| 304 | .get_rate = acpuclk_9615_get_rate, |
| 305 | .power_collapse_khz = 19200, |
| 306 | .wait_for_irq_khz = 19200, |
| 307 | }; |
| 308 | |
| 309 | static int __init acpuclk_9615_init(struct acpuclk_soc_data *soc_data) |
| 310 | { |
| 311 | unsigned long max_cpu_khz = 0; |
| 312 | int i; |
| 313 | |
| 314 | mutex_init(&drv_state.lock); |
Matt Wagantall | 095760f | 2011-10-18 15:21:36 -0700 | [diff] [blame] | 315 | |
| 316 | bus_perf_client = msm_bus_scale_register_client(&bus_client_pdata); |
| 317 | if (!bus_perf_client) { |
| 318 | pr_err("Unable to register bus client\n"); |
| 319 | BUG(); |
| 320 | } |
| 321 | |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 322 | for (i = 0; i < NUM_SRC; i++) { |
| 323 | if (clocks[i].name) { |
Vikram Mulukutla | 17cdf1c | 2011-11-16 18:22:14 -0800 | [diff] [blame] | 324 | clocks[i].clk = clk_get_sys("acpu", clocks[i].name); |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 325 | BUG_ON(IS_ERR(clocks[i].clk)); |
Stephen Boyd | 2636ef7 | 2012-01-30 23:10:09 -0800 | [diff] [blame] | 326 | /* |
| 327 | * Prepare the PLLs because we enable/disable them |
| 328 | * in atomic context during power collapse/restore. |
| 329 | */ |
| 330 | BUG_ON(clk_prepare(clocks[i].clk)); |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 331 | } |
| 332 | } |
| 333 | |
Vikram Mulukutla | 01d06b8 | 2012-01-10 14:19:44 -0800 | [diff] [blame] | 334 | /* Determine the rate of PLL9 and fixup tables accordingly */ |
| 335 | if (clk_get_rate(clocks[SRC_PLL9].clk) == 550000000) { |
| 336 | for (i = 0; i < ARRAY_SIZE(acpu_freq_tbl); i++) |
| 337 | if (acpu_freq_tbl[i].src == SRC_PLL9) { |
| 338 | acpu_freq_tbl[i].khz = 550000; |
| 339 | acpu_freq_tbl[i].bw_level = 5; |
| 340 | } |
| 341 | } |
| 342 | |
Matt Wagantall | 44f672e | 2011-09-07 20:31:16 -0700 | [diff] [blame] | 343 | /* Improve boot time by ramping up CPU immediately. */ |
| 344 | for (i = 0; acpu_freq_tbl[i].khz != 0; i++) |
| 345 | max_cpu_khz = acpu_freq_tbl[i].khz; |
| 346 | acpuclk_9615_set_rate(smp_processor_id(), max_cpu_khz, SETRATE_INIT); |
| 347 | |
| 348 | acpuclk_register(&acpuclk_9615_data); |
| 349 | cpufreq_table_init(); |
| 350 | |
| 351 | return 0; |
| 352 | } |
| 353 | |
| 354 | struct acpuclk_soc_data acpuclk_9615_soc_data __initdata = { |
| 355 | .init = acpuclk_9615_init, |
| 356 | }; |