Gitiles
Code Review Sign In
gerrit-public.fairphone.software / fp2-dev / kernel / msm / 393ffddae8176428814767ac42279db1f224d41b / . / arch / arm / boot / dts / dsi-v2-panel-truly-wvga-video.dtsi
blob: 538f2d8f17066316ed8d2385a1f09f363ed8ee7c [file] [log] [blame]
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]1/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
2 *
3 * This program is free software; you can redistribute it and/or modify
4 * it under the terms of the GNU General Public License version 2 and
5 * only version 2 as published by the Free Software Foundation.
6 *
7 * This program is distributed in the hope that it will be useful,
8 * but WITHOUT ANY WARRANTY; without even the implied warranty of
9 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
10 * GNU General Public License for more details.
11 */
12
Xiaoming Zhou7004fe22013-08-01 17:54:54 -0400[diff] [blame]13&soc {
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]14 qcom,dsi_v2_truly_wvga_video {
15 compatible = "qcom,dsi-panel-v2";
16 label = "Truly WVGA video mode dsi panel";
17 qcom,dsi-ctrl-phandle = <&mdss_dsi0>;
18 qcom,rst-gpio = <&msmgpio 41 0>;
19 qcom,mode-selection-gpio = <&msmgpio 7 0>;
20 vdda-supply = <&pm8110_l19>;
21 vddio-supply=<&pm8110_l14>;
22 qcom,mdss-pan-res = <480 800>;
23 qcom,mdss-pan-bpp = <24>;
24 qcom,mdss-pan-dest = "display_1";
25 qcom,mdss-pan-porch-values = <40 8 160 10 2 12>;
26 qcom,mdss-pan-underflow-clr = <0xff>;
27 qcom,mdss-pan-bl-levels = <1 255>;
28 qcom,mdss-pan-bl-ctrl = "bl_ctrl_wled";
29 qcom,mdss-pan-dsi-mode = <0>;
30 qcom,mdss-pan-dsi-h-pulse-mode = <0>;
31 qcom,mdss-pan-dsi-h-power-stop = <0 0 0>;
32 qcom,mdss-pan-dsi-bllp-power-stop = <1 1>;
33 qcom,mdss-pan-dsi-traffic-mode = <1>;
34 qcom,mdss-pan-dsi-dst-format = <3>;
35 qcom,mdss-pan-dsi-vc = <0>;
36 qcom,mdss-pan-dsi-rgb-swap = <0>;
37 qcom,mdss-pan-dsi-data-lanes = <1 1 0 0>;
38 qcom,mdss-pan-dsi-dlane-swap = <0>;
39 qcom,mdss-pan-dsi-t-clk = <0x1b 0x04>;
40 qcom,mdss-pan-dsi-stream = <0>;
41 qcom,mdss-pan-dsi-mdp-tr = <0x0>;/*todo*/
42 qcom,mdss-pan-dsi-dma-tr = <0x04>;
43 qcom,mdss-pan-dsi-frame-rate = <60>;
Xiaoming Zhou412352f2013-06-28 11:06:02 -0400[diff] [blame]44 qcom,panel-phy-regulatorSettings =[02 08 05 00 20 03];
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]45 qcom,panel-phy-timingSettings = [5D 12 0C 00 33 38
46 10 16 1E 03 04 00];
47 qcom,panel-phy-strengthCtrl = [ff 06];
48 qcom,panel-phy-bistCtrl = [03 03 00 00 0f 00];
49 qcom,panel-phy-laneConfig =
50 [80 45 00 00 01 66 /*lane0**/
51 80 45 00 00 01 66 /*lane1*/
52 80 45 00 00 01 66 /*lane2*/
53 80 45 00 00 01 66 /*lane3*/
54 40 67 00 00 01 88]; /*Clk*/
55
56 qcom,on-cmds-dsi-state = "DSI_LP_MODE";
57 qcom,panel-on-cmds = [
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]58 05 01 00 00 00 02
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]59 01 00
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]60 23 01 00 00 00 02
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]61 b0 04
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]62 29 01 00 00 00 03
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]63 b3 02 00
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]64 29 01 00 00 00 03
65 b6 51 83
66 29 01 00 00 00 05
67 b7 00 80 15 25
68 29 01 00 00 00 14
69 b8 00 07 07 ff c8 c8 01 18 10 10
70 37 5a 87 de ff 00 00 00 00
71 29 01 00 00 00 05
72 b9 00 00 00 00
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]73 23 01 00 00 00 02
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]74 bd 00
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]75 29 01 00 00 00 03
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]76 c0 02 43
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]77 29 01 00 00 00 10
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]78 c1 43 31 99 21 20 00 10 28 0c 0c
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]79 00 00 00 21 01
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]80 29 01 00 00 00 07
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]81 c2 28 06 06 01 03 00
82 29 01 00 00 00 04
83 c3 40 00 03
84 29 01 00 00 00 03
85 6f 03 00
86 29 01 00 00 00 03
87 c4 00 01
88 29 01 00 00 00 03
89 c6 00 00
90 29 01 00 00 00 06
91 c7 11 8d a0 f5 27
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]92 29 01 00 00 00 19
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]93 c8 01 0a 12 1c 2b 45 3f 29 17 13
94 0f 04 01 0a 12 1c 2b 45 3f 29 17 13 0f 04
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]95 29 01 00 00 00 19
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]96 c9 01 0a 12 1c 2b 45 3f 29 17 13
97 0f 04 01 0a 12 1c 2b 45 3f 29 17 13 0f 04
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]98 29 01 00 00 00 19
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]99 ca 01 0a 12 1c 2b 45 3f 29 17 13
100 0f 04 01 0a 12 1c 2b 45 3f 29 17 13 0f 04
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]101 29 01 00 00 00 11
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]102 d0 99 03 ce a6 00 43 20 10 01 00
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]103 01 01 00 03 01 00
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]104 29 01 00 00 00 08
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]105 d1 18 0C 23 03 75 02 50
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]106 23 01 00 00 00 02
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]107 d3 33
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]108 29 01 00 00 00 03
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]109 d5 2a 2a
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]110 29 01 00 00 00 02
111 d6 28
112 29 01 00 00 00 10
113 d7 01 00 aa c0 2a 2c 22 12 71 0a 12 00 a0
114 00 03
115 29 01 00 00 00 09
116 d8 44 44 22 44 21 46 42 40
117 29 01 00 00 00 04
118 d9 cf 2d 51
119 29 01 00 00 00 02
120 da 01
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]121 29 01 00 00 00 03
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]122 de 01 4f
123 29 01 00 00 00 07
124 e1 00 00 00 00 00 00
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]125 23 01 00 00 00 02
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]126 e6 4f
127 29 01 00 00 00 06
128 f3 06 00 00 24 00
129 29 01 00 00 00 02
130 f8 00
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]131 23 01 00 00 00 02
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]132 fa 03
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]133 29 01 00 00 00 04
134 fb 00 00 00
135 29 01 00 00 00 06
136 fc 00 00 00 00 00
137 29 01 00 00 00 05
138 fd 00 00 70 00
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]139 39 01 00 00 00 05
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]140 2a 00 00 01 df
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]141 39 01 00 00 00 05
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]142 2b 00 00 03 1f
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]143 15 01 00 00 00 02
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]144 35 00
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]145 39 01 00 00 00 03
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]146 44 00 50
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]147 15 01 00 00 00 02
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]148 36 c1
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]149 15 01 00 00 00 02
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]150 3a 77
Xiaoming Zhoubbc2b832013-06-06 13:31:26 -0400[diff] [blame]151 05 01 00 00 7D 02
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]152 11 00
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]153 05 01 00 00 3c 02
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]154 29 00
155 ];
156 qcom,panel-off-cmds = [05 01 00 00 32 02 28 00
Xiaoming Zhou9fa91e62013-07-29 16:33:55 -0400[diff] [blame]157 05 01 00 00 78 02 10 00
158 23 01 00 00 10 02
159 b0 04
160 23 01 00 00 20 02
161 b1 01];
Xiaoming Zhou3727c4d2013-03-29 09:24:29 -0400[diff] [blame]162 qcom,off-cmds-dsi-state = "DSI_LP_MODE";
163 };
164};