blob: a419b67d8401b5cbad0c20329567fb166b4b661d [file] [log] [blame]
Jerome Glisse771fe6b2009-06-05 14:42:42 +02001/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#include "drmP.h"
29#include "drm.h"
30#include "radeon_drm.h"
31#include "radeon.h"
32
33int radeon_gem_object_init(struct drm_gem_object *obj)
34{
Daniel Vetter441921d2011-02-18 17:59:16 +010035 BUG();
36
Jerome Glisse771fe6b2009-06-05 14:42:42 +020037 return 0;
38}
39
40void radeon_gem_object_free(struct drm_gem_object *gobj)
41{
Daniel Vetter7e4d15d2011-02-18 17:59:17 +010042 struct radeon_bo *robj = gem_to_radeon_bo(gobj);
Jerome Glisse771fe6b2009-06-05 14:42:42 +020043
Jerome Glisse771fe6b2009-06-05 14:42:42 +020044 if (robj) {
Jerome Glisse4c788672009-11-20 14:29:23 +010045 radeon_bo_unref(&robj);
Jerome Glisse771fe6b2009-06-05 14:42:42 +020046 }
47}
48
49int radeon_gem_object_create(struct radeon_device *rdev, int size,
Jerome Glisse4c788672009-11-20 14:29:23 +010050 int alignment, int initial_domain,
51 bool discardable, bool kernel,
52 struct drm_gem_object **obj)
Jerome Glisse771fe6b2009-06-05 14:42:42 +020053{
Jerome Glisse4c788672009-11-20 14:29:23 +010054 struct radeon_bo *robj;
Jerome Glisse771fe6b2009-06-05 14:42:42 +020055 int r;
56
57 *obj = NULL;
Jerome Glisse771fe6b2009-06-05 14:42:42 +020058 /* At least align on page size */
59 if (alignment < PAGE_SIZE) {
60 alignment = PAGE_SIZE;
61 }
Daniel Vetter441921d2011-02-18 17:59:16 +010062 r = radeon_bo_create(rdev, size, alignment, kernel, initial_domain, &robj);
Jerome Glisse771fe6b2009-06-05 14:42:42 +020063 if (r) {
Dave Airlieecabd322009-12-15 10:39:48 +100064 if (r != -ERESTARTSYS)
65 DRM_ERROR("Failed to allocate GEM object (%d, %d, %u, %d)\n",
66 size, initial_domain, alignment, r);
Jerome Glisse771fe6b2009-06-05 14:42:42 +020067 return r;
68 }
Daniel Vetter441921d2011-02-18 17:59:16 +010069 *obj = &robj->gem_base;
70
71 mutex_lock(&rdev->gem.mutex);
72 list_add_tail(&robj->list, &rdev->gem.objects);
73 mutex_unlock(&rdev->gem.mutex);
74
Jerome Glisse771fe6b2009-06-05 14:42:42 +020075 return 0;
76}
77
78int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain,
79 uint64_t *gpu_addr)
80{
Daniel Vetter7e4d15d2011-02-18 17:59:17 +010081 struct radeon_bo *robj = gem_to_radeon_bo(obj);
Jerome Glisse4c788672009-11-20 14:29:23 +010082 int r;
Jerome Glisse771fe6b2009-06-05 14:42:42 +020083
Jerome Glisse4c788672009-11-20 14:29:23 +010084 r = radeon_bo_reserve(robj, false);
85 if (unlikely(r != 0))
86 return r;
87 r = radeon_bo_pin(robj, pin_domain, gpu_addr);
88 radeon_bo_unreserve(robj);
89 return r;
Jerome Glisse771fe6b2009-06-05 14:42:42 +020090}
91
92void radeon_gem_object_unpin(struct drm_gem_object *obj)
93{
Daniel Vetter7e4d15d2011-02-18 17:59:17 +010094 struct radeon_bo *robj = gem_to_radeon_bo(obj);
Jerome Glisse4c788672009-11-20 14:29:23 +010095 int r;
96
97 r = radeon_bo_reserve(robj, false);
98 if (likely(r == 0)) {
99 radeon_bo_unpin(robj);
100 radeon_bo_unreserve(robj);
101 }
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200102}
103
104int radeon_gem_set_domain(struct drm_gem_object *gobj,
105 uint32_t rdomain, uint32_t wdomain)
106{
Jerome Glisse4c788672009-11-20 14:29:23 +0100107 struct radeon_bo *robj;
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200108 uint32_t domain;
109 int r;
110
111 /* FIXME: reeimplement */
Daniel Vetter7e4d15d2011-02-18 17:59:17 +0100112 robj = gem_to_radeon_bo(gobj);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200113 /* work out where to validate the buffer to */
114 domain = wdomain;
115 if (!domain) {
116 domain = rdomain;
117 }
118 if (!domain) {
119 /* Do nothings */
120 printk(KERN_WARNING "Set domain withou domain !\n");
121 return 0;
122 }
123 if (domain == RADEON_GEM_DOMAIN_CPU) {
124 /* Asking for cpu access wait for object idle */
Jerome Glisse4c788672009-11-20 14:29:23 +0100125 r = radeon_bo_wait(robj, NULL, false);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200126 if (r) {
127 printk(KERN_ERR "Failed to wait for object !\n");
128 return r;
129 }
130 }
131 return 0;
132}
133
134int radeon_gem_init(struct radeon_device *rdev)
135{
136 INIT_LIST_HEAD(&rdev->gem.objects);
137 return 0;
138}
139
140void radeon_gem_fini(struct radeon_device *rdev)
141{
Jerome Glisse4c788672009-11-20 14:29:23 +0100142 radeon_bo_force_delete(rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200143}
144
145
146/*
147 * GEM ioctls.
148 */
149int radeon_gem_info_ioctl(struct drm_device *dev, void *data,
150 struct drm_file *filp)
151{
152 struct radeon_device *rdev = dev->dev_private;
153 struct drm_radeon_gem_info *args = data;
154
Dave Airlie7a50f012009-07-21 20:39:30 +1000155 args->vram_size = rdev->mc.real_vram_size;
Michel Dänzer38e14922009-08-05 00:19:51 +0200156 args->vram_visible = rdev->mc.real_vram_size;
157 if (rdev->stollen_vga_memory)
Jerome Glisse4c788672009-11-20 14:29:23 +0100158 args->vram_visible -= radeon_bo_size(rdev->stollen_vga_memory);
Dave Airlie38651672010-03-30 05:34:13 +0000159 args->vram_visible -= radeon_fbdev_total_size(rdev);
Michel Dänzer38e14922009-08-05 00:19:51 +0200160 args->gart_size = rdev->mc.gtt_size - rdev->cp.ring_size - 4096 -
161 RADEON_IB_POOL_SIZE*64*1024;
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200162 return 0;
163}
164
165int radeon_gem_pread_ioctl(struct drm_device *dev, void *data,
166 struct drm_file *filp)
167{
168 /* TODO: implement */
169 DRM_ERROR("unimplemented %s\n", __func__);
170 return -ENOSYS;
171}
172
173int radeon_gem_pwrite_ioctl(struct drm_device *dev, void *data,
174 struct drm_file *filp)
175{
176 /* TODO: implement */
177 DRM_ERROR("unimplemented %s\n", __func__);
178 return -ENOSYS;
179}
180
181int radeon_gem_create_ioctl(struct drm_device *dev, void *data,
182 struct drm_file *filp)
183{
184 struct radeon_device *rdev = dev->dev_private;
185 struct drm_radeon_gem_create *args = data;
186 struct drm_gem_object *gobj;
187 uint32_t handle;
188 int r;
189
190 /* create a gem object to contain this object in */
191 args->size = roundup(args->size, PAGE_SIZE);
192 r = radeon_gem_object_create(rdev, args->size, args->alignment,
Jerome Glisse4c788672009-11-20 14:29:23 +0100193 args->initial_domain, false,
194 false, &gobj);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200195 if (r) {
196 return r;
197 }
198 r = drm_gem_handle_create(filp, gobj, &handle);
Dave Airlie29d08b32010-09-27 16:17:17 +1000199 /* drop reference from allocate - handle holds it now */
200 drm_gem_object_unreference_unlocked(gobj);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200201 if (r) {
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200202 return r;
203 }
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200204 args->handle = handle;
205 return 0;
206}
207
208int radeon_gem_set_domain_ioctl(struct drm_device *dev, void *data,
209 struct drm_file *filp)
210{
211 /* transition the BO to a domain -
212 * just validate the BO into a certain domain */
213 struct drm_radeon_gem_set_domain *args = data;
214 struct drm_gem_object *gobj;
Jerome Glisse4c788672009-11-20 14:29:23 +0100215 struct radeon_bo *robj;
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200216 int r;
217
218 /* for now if someone requests domain CPU -
219 * just make sure the buffer is finished with */
220
221 /* just do a BO wait for now */
222 gobj = drm_gem_object_lookup(dev, filp, args->handle);
223 if (gobj == NULL) {
Chris Wilsonbf79cb92010-08-04 14:19:46 +0100224 return -ENOENT;
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200225 }
Daniel Vetter7e4d15d2011-02-18 17:59:17 +0100226 robj = gem_to_radeon_bo(gobj);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200227
228 r = radeon_gem_set_domain(gobj, args->read_domains, args->write_domain);
229
Luca Barbieribc9025b2010-02-09 05:49:12 +0000230 drm_gem_object_unreference_unlocked(gobj);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200231 return r;
232}
233
Dave Airlieff72145b2011-02-07 12:16:14 +1000234int radeon_mode_dumb_mmap(struct drm_file *filp,
235 struct drm_device *dev,
236 uint32_t handle, uint64_t *offset_p)
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200237{
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200238 struct drm_gem_object *gobj;
Jerome Glisse4c788672009-11-20 14:29:23 +0100239 struct radeon_bo *robj;
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200240
Dave Airlieff72145b2011-02-07 12:16:14 +1000241 gobj = drm_gem_object_lookup(dev, filp, handle);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200242 if (gobj == NULL) {
Chris Wilsonbf79cb92010-08-04 14:19:46 +0100243 return -ENOENT;
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200244 }
Daniel Vetter7e4d15d2011-02-18 17:59:17 +0100245 robj = gem_to_radeon_bo(gobj);
Dave Airlieff72145b2011-02-07 12:16:14 +1000246 *offset_p = radeon_bo_mmap_offset(robj);
Luca Barbieribc9025b2010-02-09 05:49:12 +0000247 drm_gem_object_unreference_unlocked(gobj);
Jerome Glisse4c788672009-11-20 14:29:23 +0100248 return 0;
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200249}
250
Dave Airlieff72145b2011-02-07 12:16:14 +1000251int radeon_gem_mmap_ioctl(struct drm_device *dev, void *data,
252 struct drm_file *filp)
253{
254 struct drm_radeon_gem_mmap *args = data;
255
256 return radeon_mode_dumb_mmap(filp, dev, args->handle, &args->addr_ptr);
257}
258
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200259int radeon_gem_busy_ioctl(struct drm_device *dev, void *data,
260 struct drm_file *filp)
261{
Dave Airliecefb87e2009-08-16 21:05:45 +1000262 struct drm_radeon_gem_busy *args = data;
263 struct drm_gem_object *gobj;
Jerome Glisse4c788672009-11-20 14:29:23 +0100264 struct radeon_bo *robj;
Dave Airliecefb87e2009-08-16 21:05:45 +1000265 int r;
Dave Airlie4361e522009-12-10 15:59:32 +1000266 uint32_t cur_placement = 0;
Dave Airliecefb87e2009-08-16 21:05:45 +1000267
268 gobj = drm_gem_object_lookup(dev, filp, args->handle);
269 if (gobj == NULL) {
Chris Wilsonbf79cb92010-08-04 14:19:46 +0100270 return -ENOENT;
Dave Airliecefb87e2009-08-16 21:05:45 +1000271 }
Daniel Vetter7e4d15d2011-02-18 17:59:17 +0100272 robj = gem_to_radeon_bo(gobj);
Jerome Glisse4c788672009-11-20 14:29:23 +0100273 r = radeon_bo_wait(robj, &cur_placement, true);
Michel Dänzer9f844e52009-08-22 17:38:23 +0200274 switch (cur_placement) {
275 case TTM_PL_VRAM:
Dave Airliecefb87e2009-08-16 21:05:45 +1000276 args->domain = RADEON_GEM_DOMAIN_VRAM;
Michel Dänzer9f844e52009-08-22 17:38:23 +0200277 break;
278 case TTM_PL_TT:
Dave Airliecefb87e2009-08-16 21:05:45 +1000279 args->domain = RADEON_GEM_DOMAIN_GTT;
Michel Dänzer9f844e52009-08-22 17:38:23 +0200280 break;
281 case TTM_PL_SYSTEM:
Dave Airliecefb87e2009-08-16 21:05:45 +1000282 args->domain = RADEON_GEM_DOMAIN_CPU;
Michel Dänzer9f844e52009-08-22 17:38:23 +0200283 default:
284 break;
285 }
Luca Barbieribc9025b2010-02-09 05:49:12 +0000286 drm_gem_object_unreference_unlocked(gobj);
Dave Airliee3b24152009-08-21 09:47:45 +1000287 return r;
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200288}
289
290int radeon_gem_wait_idle_ioctl(struct drm_device *dev, void *data,
291 struct drm_file *filp)
292{
293 struct drm_radeon_gem_wait_idle *args = data;
294 struct drm_gem_object *gobj;
Jerome Glisse4c788672009-11-20 14:29:23 +0100295 struct radeon_bo *robj;
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200296 int r;
297
298 gobj = drm_gem_object_lookup(dev, filp, args->handle);
299 if (gobj == NULL) {
Chris Wilsonbf79cb92010-08-04 14:19:46 +0100300 return -ENOENT;
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200301 }
Daniel Vetter7e4d15d2011-02-18 17:59:17 +0100302 robj = gem_to_radeon_bo(gobj);
Jerome Glisse4c788672009-11-20 14:29:23 +0100303 r = radeon_bo_wait(robj, NULL, false);
Jerome Glisse062b3892010-02-04 20:36:39 +0100304 /* callback hw specific functions if any */
305 if (robj->rdev->asic->ioctl_wait_idle)
306 robj->rdev->asic->ioctl_wait_idle(robj->rdev, robj);
Luca Barbieribc9025b2010-02-09 05:49:12 +0000307 drm_gem_object_unreference_unlocked(gobj);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200308 return r;
309}
Dave Airliee024e112009-06-24 09:48:08 +1000310
311int radeon_gem_set_tiling_ioctl(struct drm_device *dev, void *data,
312 struct drm_file *filp)
313{
314 struct drm_radeon_gem_set_tiling *args = data;
315 struct drm_gem_object *gobj;
Jerome Glisse4c788672009-11-20 14:29:23 +0100316 struct radeon_bo *robj;
Dave Airliee024e112009-06-24 09:48:08 +1000317 int r = 0;
318
319 DRM_DEBUG("%d \n", args->handle);
320 gobj = drm_gem_object_lookup(dev, filp, args->handle);
321 if (gobj == NULL)
Chris Wilsonbf79cb92010-08-04 14:19:46 +0100322 return -ENOENT;
Daniel Vetter7e4d15d2011-02-18 17:59:17 +0100323 robj = gem_to_radeon_bo(gobj);
Jerome Glisse4c788672009-11-20 14:29:23 +0100324 r = radeon_bo_set_tiling_flags(robj, args->tiling_flags, args->pitch);
Luca Barbieribc9025b2010-02-09 05:49:12 +0000325 drm_gem_object_unreference_unlocked(gobj);
Dave Airliee024e112009-06-24 09:48:08 +1000326 return r;
327}
328
329int radeon_gem_get_tiling_ioctl(struct drm_device *dev, void *data,
330 struct drm_file *filp)
331{
332 struct drm_radeon_gem_get_tiling *args = data;
333 struct drm_gem_object *gobj;
Jerome Glisse4c788672009-11-20 14:29:23 +0100334 struct radeon_bo *rbo;
Dave Airliee024e112009-06-24 09:48:08 +1000335 int r = 0;
336
337 DRM_DEBUG("\n");
338 gobj = drm_gem_object_lookup(dev, filp, args->handle);
339 if (gobj == NULL)
Chris Wilsonbf79cb92010-08-04 14:19:46 +0100340 return -ENOENT;
Daniel Vetter7e4d15d2011-02-18 17:59:17 +0100341 rbo = gem_to_radeon_bo(gobj);
Jerome Glisse4c788672009-11-20 14:29:23 +0100342 r = radeon_bo_reserve(rbo, false);
343 if (unlikely(r != 0))
Dave Airlie51f07b72009-12-16 13:10:43 +1000344 goto out;
Jerome Glisse4c788672009-11-20 14:29:23 +0100345 radeon_bo_get_tiling_flags(rbo, &args->tiling_flags, &args->pitch);
346 radeon_bo_unreserve(rbo);
Dave Airlie51f07b72009-12-16 13:10:43 +1000347out:
Luca Barbieribc9025b2010-02-09 05:49:12 +0000348 drm_gem_object_unreference_unlocked(gobj);
Dave Airliee024e112009-06-24 09:48:08 +1000349 return r;
350}
Dave Airlieff72145b2011-02-07 12:16:14 +1000351
352int radeon_mode_dumb_create(struct drm_file *file_priv,
353 struct drm_device *dev,
354 struct drm_mode_create_dumb *args)
355{
356 struct radeon_device *rdev = dev->dev_private;
357 struct drm_gem_object *gobj;
358 int r;
359
360 args->pitch = radeon_align_pitch(rdev, args->width, args->bpp, 0) * ((args->bpp + 1) / 8);
361 args->size = args->pitch * args->height;
362 args->size = ALIGN(args->size, PAGE_SIZE);
363
364 r = radeon_gem_object_create(rdev, args->size, 0,
365 RADEON_GEM_DOMAIN_VRAM,
366 false, ttm_bo_type_device,
367 &gobj);
368 if (r)
369 return -ENOMEM;
370
371 r = drm_gem_handle_create(file_priv, gobj, &args->handle);
372 if (r) {
373 drm_gem_object_unreference_unlocked(gobj);
374 return r;
375 }
376 drm_gem_object_handle_unreference_unlocked(gobj);
377 return 0;
378}
379
380int radeon_mode_dumb_destroy(struct drm_file *file_priv,
381 struct drm_device *dev,
382 uint32_t handle)
383{
384 return drm_gem_handle_delete(file_priv, handle);
385}