blob: db9b8500b43b01cd62841d7c7b6ff1650b2829a1 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001Driver for PXA25x LCD controller
2================================
3
4The driver supports the following options, either via
5options=<OPTIONS> when modular or video=pxafb:<OPTIONS> when built in.
6
7For example:
8 modprobe pxafb options=mode:640x480-8,passive
9or on the kernel command line
10 video=pxafb:mode:640x480-8,passive
11
12mode:XRESxYRES[-BPP]
13 XRES == LCCR1_PPL + 1
14 YRES == LLCR2_LPP + 1
15 The resolution of the display in pixels
16 BPP == The bit depth. Valid values are 1, 2, 4, 8 and 16.
17
18pixclock:PIXCLOCK
19 Pixel clock in picoseconds
20
21left:LEFT == LCCR1_BLW + 1
22right:RIGHT == LCCR1_ELW + 1
23hsynclen:HSYNC == LCCR1_HSW + 1
24upper:UPPER == LCCR2_BFW
25lower:LOWER == LCCR2_EFR
26vsynclen:VSYNC == LCCR2_VSW + 1
27 Display margins and sync times
28
29color | mono => LCCR0_CMS
30 umm...
31
32active | passive => LCCR0_PAS
33 Active (TFT) or Passive (STN) display
34
35single | dual => LCCR0_SDS
36 Single or dual panel passive display
37
384pix | 8pix => LCCR0_DPD
39 4 or 8 pixel monochrome single panel data
40
41hsync:HSYNC
42vsync:VSYNC
43 Horizontal and vertical sync. 0 => active low, 1 => active
44 high.
45
46dpc:DPC
47 Double pixel clock. 1=>true, 0=>false
48
49outputen:POLARITY
50 Output Enable Polarity. 0 => active low, 1 => active high
51
52pixclockpol:POLARITY
53 pixel clock polarity
54 0 => falling edge, 1 => rising edge