blob: ad5a1122d765ad238143314cbae59e593c7b09bc [file] [log] [blame]
Quinn Jensen52c543f2007-07-09 22:06:53 +01001/*
2 * Copyright (C) 1999,2000 Arm Limited
3 * Copyright (C) 2000 Deep Blue Solutions Ltd
4 * Copyright (C) 2002 Shane Nay (shane@minirl.com)
5 * Copyright 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved.
6 * - add MX31 specific definitions
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21 */
22
23#include <linux/mm.h>
24#include <linux/init.h>
Sascha Hauercb882142009-02-08 02:00:50 +010025#include <linux/err.h>
26
Quinn Jensen52c543f2007-07-09 22:06:53 +010027#include <asm/pgtable.h>
28#include <asm/mach/map.h>
Sascha Hauercb882142009-02-08 02:00:50 +010029#include <asm/hardware/cache-l2x0.h>
30
Russell Kinga09e64f2008-08-05 16:14:15 +010031#include <mach/common.h>
Sascha Hauercb882142009-02-08 02:00:50 +010032#include <mach/hardware.h>
Sascha Hauer6134b2c2009-06-04 11:16:22 +020033#include <mach/iomux-v3.h>
Quinn Jensen52c543f2007-07-09 22:06:53 +010034
35/*!
36 * @file mm.c
37 *
38 * @brief This file creates static virtual to physical mappings, common to all MX3 boards.
39 *
40 * @ingroup Memory
41 */
42
43/*!
44 * This table defines static virtual address mappings for I/O regions.
45 * These are the mappings common across all MX3 boards.
46 */
47static struct map_desc mxc_io_desc[] __initdata = {
48 {
49 .virtual = X_MEMC_BASE_ADDR_VIRT,
50 .pfn = __phys_to_pfn(X_MEMC_BASE_ADDR),
51 .length = X_MEMC_SIZE,
52 .type = MT_DEVICE
53 }, {
54 .virtual = AVIC_BASE_ADDR_VIRT,
55 .pfn = __phys_to_pfn(AVIC_BASE_ADDR),
56 .length = AVIC_SIZE,
Russell King9b727ab2008-09-07 12:45:01 +010057 .type = MT_DEVICE_NONSHARED
Sascha Hauerfb4416a2009-02-06 18:15:06 +010058 }, {
59 .virtual = AIPS1_BASE_ADDR_VIRT,
60 .pfn = __phys_to_pfn(AIPS1_BASE_ADDR),
61 .length = AIPS1_SIZE,
62 .type = MT_DEVICE_NONSHARED
63 }, {
64 .virtual = AIPS2_BASE_ADDR_VIRT,
65 .pfn = __phys_to_pfn(AIPS2_BASE_ADDR),
66 .length = AIPS2_SIZE,
67 .type = MT_DEVICE_NONSHARED
Quinn Jensen52c543f2007-07-09 22:06:53 +010068 },
69};
70
71/*!
72 * This function initializes the memory map. It is called during the
73 * system startup to create static physical to virtual memory mappings
74 * for the IO modules.
75 */
Sascha Hauercd4a05f2009-04-02 22:32:10 +020076void __init mx31_map_io(void)
Quinn Jensen52c543f2007-07-09 22:06:53 +010077{
Sascha Hauercd4a05f2009-04-02 22:32:10 +020078 mxc_set_cpu_type(MXC_CPU_MX31);
Sascha Hauerbe124c92009-06-04 12:19:02 +020079 mxc_arch_reset_init(IO_ADDRESS(WDOG_BASE_ADDR));
Sascha Hauercd4a05f2009-04-02 22:32:10 +020080
81 iotable_init(mxc_io_desc, ARRAY_SIZE(mxc_io_desc));
82}
83
84void __init mx35_map_io(void)
85{
86 mxc_set_cpu_type(MXC_CPU_MX35);
Sascha Hauer6134b2c2009-06-04 11:16:22 +020087 mxc_iomux_v3_init(IO_ADDRESS(IOMUXC_BASE_ADDR));
Sascha Hauerbe124c92009-06-04 12:19:02 +020088 mxc_arch_reset_init(IO_ADDRESS(WDOG_BASE_ADDR));
Sascha Hauercd4a05f2009-04-02 22:32:10 +020089
Quinn Jensen52c543f2007-07-09 22:06:53 +010090 iotable_init(mxc_io_desc, ARRAY_SIZE(mxc_io_desc));
91}
Sascha Hauercb882142009-02-08 02:00:50 +010092
Sascha Hauerc5aa0ad2009-05-25 17:36:19 +020093void __init mx31_init_irq(void)
94{
95 mxc_init_irq(IO_ADDRESS(AVIC_BASE_ADDR));
96}
97
98void __init mx35_init_irq(void)
99{
100 mx31_init_irq();
101}
102
Sascha Hauercb882142009-02-08 02:00:50 +0100103#ifdef CONFIG_CACHE_L2X0
104static int mxc_init_l2x0(void)
105{
106 void __iomem *l2x0_base;
107
108 l2x0_base = ioremap(L2CC_BASE_ADDR, 4096);
109 if (IS_ERR(l2x0_base)) {
110 printk(KERN_ERR "remapping L2 cache area failed with %ld\n",
111 PTR_ERR(l2x0_base));
112 return 0;
113 }
114
115 l2x0_init(l2x0_base, 0x00030024, 0x00000000);
116
117 return 0;
118}
119
120arch_initcall(mxc_init_l2x0);
121#endif
122