blob: b557a2be8a010dd2d5e9a76f26d90b45b47cb057 [file] [log] [blame]
Ben Dooksa8d11e32005-07-26 22:39:14 +01001/* linux/arch/arm/mach-s3c2410/s3c2440-clock.c
2 *
3 * Copyright (c) 2004-2005 Simtec Electronics
4 * http://armlinux.simtec.co.uk/
5 * Ben Dooks <ben@simtec.co.uk>
6 *
7 * S3C2440 Clock support
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
22*/
23
24#include <linux/init.h>
25#include <linux/module.h>
26#include <linux/kernel.h>
27#include <linux/list.h>
28#include <linux/errno.h>
29#include <linux/err.h>
30#include <linux/device.h>
31#include <linux/sysdev.h>
Ben Dooksa8d11e32005-07-26 22:39:14 +010032#include <linux/interrupt.h>
33#include <linux/ioport.h>
Russell Kingf8ce2542006-01-07 16:15:52 +000034#include <linux/clk.h>
Ben Dooksa8d11e32005-07-26 22:39:14 +010035
36#include <asm/hardware.h>
37#include <asm/atomic.h>
38#include <asm/irq.h>
39#include <asm/io.h>
40
Ben Dooksa8d11e32005-07-26 22:39:14 +010041#include <asm/arch/regs-clock.h>
42
43#include "clock.h"
44#include "cpu.h"
45
46/* S3C2440 extended clock support */
47
48static struct clk s3c2440_clk_upll = {
49 .name = "upll",
50 .id = -1,
51};
52
53static struct clk s3c2440_clk_cam = {
54 .name = "camif",
55 .id = -1,
56 .enable = s3c24xx_clkcon_enable,
57 .ctrlbit = S3C2440_CLKCON_CAMERA,
58};
59
60static struct clk s3c2440_clk_ac97 = {
61 .name = "ac97",
62 .id = -1,
63 .enable = s3c24xx_clkcon_enable,
64 .ctrlbit = S3C2440_CLKCON_CAMERA,
65};
66
67static int s3c2440_clk_add(struct sys_device *sysdev)
68{
69 unsigned long upllcon = __raw_readl(S3C2410_UPLLCON);
Ben Dooks01b9c412005-08-29 22:46:31 +010070 unsigned long camdivn = __raw_readl(S3C2440_CAMDIVN);
Ben Dooksa8d11e32005-07-26 22:39:14 +010071 struct clk *clk_h;
72 struct clk *clk_p;
73 struct clk *clk_xtal;
74
75 clk_xtal = clk_get(NULL, "xtal");
76 if (IS_ERR(clk_xtal)) {
77 printk(KERN_ERR "S3C2440: Failed to get clk_xtal\n");
78 return -EINVAL;
79 }
80
81 s3c2440_clk_upll.rate = s3c2410_get_pll(upllcon, clk_xtal->rate);
82
Ben Dooks01b9c412005-08-29 22:46:31 +010083 printk("S3C2440: Clock Support, UPLL %ld.%03ld MHz, DVS %s\n",
84 print_mhz(s3c2440_clk_upll.rate),
85 (camdivn & S3C2440_CAMDIVN_DVSEN) ? "on" : "off");
Ben Dooksa8d11e32005-07-26 22:39:14 +010086
87 clk_p = clk_get(NULL, "pclk");
88 clk_h = clk_get(NULL, "hclk");
89
90 if (IS_ERR(clk_p) || IS_ERR(clk_h)) {
91 printk(KERN_ERR "S3C2440: Failed to get parent clocks\n");
92 return -EINVAL;
93 }
94
95 s3c2440_clk_cam.parent = clk_h;
96 s3c2440_clk_ac97.parent = clk_p;
97
98 s3c24xx_register_clock(&s3c2440_clk_ac97);
99 s3c24xx_register_clock(&s3c2440_clk_cam);
100 s3c24xx_register_clock(&s3c2440_clk_upll);
101
102 clk_disable(&s3c2440_clk_ac97);
103 clk_disable(&s3c2440_clk_cam);
104
105 return 0;
106}
107
108static struct sysdev_driver s3c2440_clk_driver = {
109 .add = s3c2440_clk_add,
110};
111
112static __init int s3c24xx_clk_driver(void)
113{
114 return sysdev_driver_register(&s3c2440_sysclass, &s3c2440_clk_driver);
115}
116
117arch_initcall(s3c24xx_clk_driver);