blob: b481a0c97f8f627821a39ff387a44bd87f4d601d [file] [log] [blame]
Bob Wilson97fb6f32011-04-22 04:06:49 +00001// RUN: %clang_cc1 -triple thumbv7-apple-darwin \
2// RUN: -target-abi apcs-gnu \
3// RUN: -target-cpu cortex-a8 \
4// RUN: -mfloat-abi soft \
5// RUN: -target-feature +soft-float-abi \
6// RUN: -ffreestanding \
7// RUN: -emit-llvm -w -o - %s | FileCheck %s
8
9#include <arm_neon.h>
10
11// Radar 9311427: Check that alignment specifier is used in Neon load/store
12// intrinsics.
13typedef float AlignedAddr __attribute__ ((aligned (16)));
14void t1(AlignedAddr *addr1, AlignedAddr *addr2) {
Bob Wilsoneac1f672012-02-04 23:58:08 +000015// CHECK: @t1
Bob Wilson97fb6f32011-04-22 04:06:49 +000016// CHECK: call <4 x float> @llvm.arm.neon.vld1.v4f32(i8* %{{.*}}, i32 16)
17 float32x4_t a = vld1q_f32(addr1);
18// CHECK: call void @llvm.arm.neon.vst1.v4f32(i8* %{{.*}}, <4 x float> %{{.*}}, i32 16)
19 vst1q_f32(addr2, a);
20}
Bob Wilsoneac1f672012-02-04 23:58:08 +000021
22// Radar 10538555: Make sure unaligned load/stores do not gain alignment.
23void t2(char *addr) {
24// CHECK: @t2
25// CHECK: load i32* %{{.*}}, align 1
26 int32x2_t vec = vld1_dup_s32(addr);
27// CHECK: store i32 %{{.*}}, i32* {{.*}}, align 1
28 vst1_lane_s32(addr, vec, 1);
29}