blob: 3b04dd1a06c61e13c5318263d336e0ea0f775380 [file] [log] [blame]
Dan Gohmanf17a25c2007-07-18 16:29:46 +00001//===- IA64InstrInfo.h - IA64 Instruction Information ----------*- C++ -*- ===//
2//
3// The LLVM Compiler Infrastructure
4//
Chris Lattner081ce942007-12-29 20:36:04 +00005// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Dan Gohmanf17a25c2007-07-18 16:29:46 +00007//
8//===----------------------------------------------------------------------===//
9//
10// This file contains the IA64 implementation of the TargetInstrInfo class.
11//
12//===----------------------------------------------------------------------===//
13
14#ifndef IA64INSTRUCTIONINFO_H
15#define IA64INSTRUCTIONINFO_H
16
17#include "llvm/Target/TargetInstrInfo.h"
18#include "IA64RegisterInfo.h"
19
20namespace llvm {
21
22class IA64InstrInfo : public TargetInstrInfo {
23 const IA64RegisterInfo RI;
24public:
25 IA64InstrInfo();
26
27 /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
28 /// such, whenever a client has an instance of instruction info, it should
29 /// always be able to get register info as well (through this method).
30 ///
31 virtual const MRegisterInfo &getRegisterInfo() const { return RI; }
32
33 //
34 // Return true if the instruction is a register to register move and
35 // leave the source and dest operands in the passed parameters.
36 //
37 virtual bool isMoveInstr(const MachineInstr& MI,
38 unsigned& sourceReg,
39 unsigned& destReg) const;
40 virtual unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
41 MachineBasicBlock *FBB,
42 const std::vector<MachineOperand> &Cond) const;
43
44};
45
46} // End llvm namespace
47
48#endif
49