blob: 35e35db01c494d45fc4f224a19bc931765e766b7 [file] [log] [blame]
Anton Korobeynikovf2c3e172009-05-03 12:57:15 +00001//===- MSP430InstrInfo.h - MSP430 Instruction Information -------*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file contains the MSP430 implementation of the TargetInstrInfo class.
11//
12//===----------------------------------------------------------------------===//
13
14#ifndef LLVM_TARGET_MSP430INSTRINFO_H
15#define LLVM_TARGET_MSP430INSTRINFO_H
16
17#include "llvm/Target/TargetInstrInfo.h"
18#include "MSP430RegisterInfo.h"
19
20namespace llvm {
21
22class MSP430TargetMachine;
23
24class MSP430InstrInfo : public TargetInstrInfoImpl {
25 const MSP430RegisterInfo RI;
26 MSP430TargetMachine &TM;
27public:
28 explicit MSP430InstrInfo(MSP430TargetMachine &TM);
29
30 /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
31 /// such, whenever a client has an instance of instruction info, it should
32 /// always be able to get register info as well (through this method).
33 ///
34 virtual const TargetRegisterInfo &getRegisterInfo() const { return RI; }
Anton Korobeynikov1df221f2009-05-03 13:02:04 +000035
36 bool copyRegToReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
37 unsigned DestReg, unsigned SrcReg,
38 const TargetRegisterClass *DestRC,
39 const TargetRegisterClass *SrcRC) const;
40
41 bool isMoveInstr(const MachineInstr& MI,
42 unsigned &SrcReg, unsigned &DstReg,
43 unsigned &SrcSubIdx, unsigned &DstSubIdx) const;
Anton Korobeynikovaa299152009-05-03 13:09:57 +000044
45 virtual void storeRegToStackSlot(MachineBasicBlock &MBB,
46 MachineBasicBlock::iterator MI,
Anton Korobeynikovd5047cb2009-05-03 13:11:04 +000047 unsigned SrcReg, bool isKill,
48 int FrameIndex,
Anton Korobeynikovaa299152009-05-03 13:09:57 +000049 const TargetRegisterClass *RC) const;
50 virtual void loadRegFromStackSlot(MachineBasicBlock &MBB,
51 MachineBasicBlock::iterator MI,
52 unsigned DestReg, int FrameIdx,
53 const TargetRegisterClass *RC) const;
Anton Korobeynikovd5047cb2009-05-03 13:11:04 +000054
55 virtual bool spillCalleeSavedRegisters(MachineBasicBlock &MBB,
56 MachineBasicBlock::iterator MI,
57 const std::vector<CalleeSavedInfo> &CSI) const;
58 virtual bool restoreCalleeSavedRegisters(MachineBasicBlock &MBB,
59 MachineBasicBlock::iterator MI,
60 const std::vector<CalleeSavedInfo> &CSI) const;
61
Anton Korobeynikov90593d22009-10-21 19:17:18 +000062 // Branch folding goodness
63 bool ReverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const;
64 bool BlockHasNoFallThrough(const MachineBasicBlock &MBB) const;
65 bool isUnpredicatedTerminator(const MachineInstr *MI) const;
66 bool AnalyzeBranch(MachineBasicBlock &MBB,
67 MachineBasicBlock *&TBB, MachineBasicBlock *&FBB,
68 SmallVectorImpl<MachineOperand> &Cond,
69 bool AllowModify) const;
70
71 unsigned RemoveBranch(MachineBasicBlock &MBB) const;
72 unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
73 MachineBasicBlock *FBB,
74 const SmallVectorImpl<MachineOperand> &Cond) const;
Anton Korobeynikov8644af32009-05-03 13:15:22 +000075
Anton Korobeynikovf2c3e172009-05-03 12:57:15 +000076};
77
78}
79
80#endif