blob: 061307837f2484b38a8586e7342f9e37f244a0af [file] [log] [blame]
Dan Gohmanf17a25c2007-07-18 16:29:46 +00001//===-- ARMTargetMachine.cpp - Define TargetMachine for ARM ---------------===//
2//
3// The LLVM Compiler Infrastructure
4//
Chris Lattner081ce942007-12-29 20:36:04 +00005// This file is distributed under the University of Illinois Open Source
Dan Gohmanf17a25c2007-07-18 16:29:46 +00006// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10//
11//===----------------------------------------------------------------------===//
12
13#include "ARMTargetMachine.h"
14#include "ARMTargetAsmInfo.h"
15#include "ARMFrameInfo.h"
16#include "ARM.h"
17#include "llvm/Module.h"
18#include "llvm/PassManager.h"
19#include "llvm/CodeGen/Passes.h"
20#include "llvm/Support/CommandLine.h"
Owen Anderson847b99b2008-08-21 00:14:44 +000021#include "llvm/Support/raw_ostream.h"
Dan Gohmanf17a25c2007-07-18 16:29:46 +000022#include "llvm/Target/TargetMachineRegistry.h"
23#include "llvm/Target/TargetOptions.h"
24using namespace llvm;
25
26static cl::opt<bool> DisableLdStOpti("disable-arm-loadstore-opti", cl::Hidden,
27 cl::desc("Disable load store optimization pass"));
Evan Chengcd497f42007-09-20 00:48:22 +000028static cl::opt<bool> DisableIfConversion("disable-arm-if-conversion",cl::Hidden,
29 cl::desc("Disable if-conversion pass"));
Dan Gohmanf17a25c2007-07-18 16:29:46 +000030
Dan Gohman089efff2008-05-13 00:00:25 +000031// Register the target.
32static RegisterTarget<ARMTargetMachine> X("arm", " ARM");
33static RegisterTarget<ThumbTargetMachine> Y("thumb", " Thumb");
Dan Gohmanf17a25c2007-07-18 16:29:46 +000034
Anton Korobeynikov74b114b2008-08-17 13:55:10 +000035// No assembler printer by default
36ARMTargetMachine::AsmPrinterCtorFn ARMTargetMachine::AsmPrinterCtor = 0;
37
Dan Gohmanf17a25c2007-07-18 16:29:46 +000038/// ThumbTargetMachine - Create an Thumb architecture model.
39///
40unsigned ThumbTargetMachine::getJITMatchQuality() {
Evan Chenga7b3e7c2007-08-07 01:37:15 +000041#if defined(__thumb__)
Dan Gohmanf17a25c2007-07-18 16:29:46 +000042 return 10;
43#endif
44 return 0;
45}
46
47unsigned ThumbTargetMachine::getModuleMatchQuality(const Module &M) {
48 std::string TT = M.getTargetTriple();
49 if (TT.size() >= 6 && std::string(TT.begin(), TT.begin()+6) == "thumb-")
50 return 20;
51
52 // If the target triple is something non-thumb, we don't match.
53 if (!TT.empty()) return 0;
54
55 if (M.getEndianness() == Module::LittleEndian &&
56 M.getPointerSize() == Module::Pointer32)
57 return 10; // Weak match
58 else if (M.getEndianness() != Module::AnyEndianness ||
59 M.getPointerSize() != Module::AnyPointerSize)
60 return 0; // Match for some other target
61
62 return getJITMatchQuality()/2;
63}
64
Anton Korobeynikov3cc6efa2008-08-07 09:54:23 +000065ThumbTargetMachine::ThumbTargetMachine(const Module &M, const std::string &FS)
Dan Gohmanf17a25c2007-07-18 16:29:46 +000066 : ARMTargetMachine(M, FS, true) {
67}
68
69/// TargetMachine ctor - Create an ARM architecture model.
70///
71ARMTargetMachine::ARMTargetMachine(const Module &M, const std::string &FS,
72 bool isThumb)
73 : Subtarget(M, FS, isThumb),
74 DataLayout(Subtarget.isAPCS_ABI() ?
75 // APCS ABI
76 (isThumb ?
77 std::string("e-p:32:32-f64:32:32-i64:32:32-"
78 "i16:16:32-i8:8:32-i1:8:32-a:0:32") :
79 std::string("e-p:32:32-f64:32:32-i64:32:32")) :
80 // AAPCS ABI
81 (isThumb ?
82 std::string("e-p:32:32-f64:64:64-i64:64:64-"
83 "i16:16:32-i8:8:32-i1:8:32-a:0:32") :
84 std::string("e-p:32:32-f64:64:64-i64:64:64"))),
85 InstrInfo(Subtarget),
86 FrameInfo(Subtarget),
87 JITInfo(*this),
88 TLInfo(*this) {}
89
90unsigned ARMTargetMachine::getJITMatchQuality() {
Evan Chenga7b3e7c2007-08-07 01:37:15 +000091#if defined(__arm__)
Dan Gohmanf17a25c2007-07-18 16:29:46 +000092 return 10;
93#endif
94 return 0;
95}
96
97unsigned ARMTargetMachine::getModuleMatchQuality(const Module &M) {
98 std::string TT = M.getTargetTriple();
Chris Lattneraccc87c2008-05-06 02:29:28 +000099 if (TT.size() >= 4 && // Match arm-foo-bar, as well as things like armv5blah-*
100 (TT.substr(0, 4) == "arm-" || TT.substr(0, 4) == "armv"))
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000101 return 20;
102 // If the target triple is something non-arm, we don't match.
103 if (!TT.empty()) return 0;
104
105 if (M.getEndianness() == Module::LittleEndian &&
106 M.getPointerSize() == Module::Pointer32)
107 return 10; // Weak match
108 else if (M.getEndianness() != Module::AnyEndianness ||
109 M.getPointerSize() != Module::AnyPointerSize)
110 return 0; // Match for some other target
111
112 return getJITMatchQuality()/2;
113}
114
115
116const TargetAsmInfo *ARMTargetMachine::createTargetAsmInfo() const {
Anton Korobeynikov3cc6efa2008-08-07 09:54:23 +0000117 switch (Subtarget.TargetType) {
118 case ARMSubtarget::isDarwin:
119 return new ARMDarwinTargetAsmInfo(*this);
120 case ARMSubtarget::isELF:
121 return new ARMELFTargetAsmInfo(*this);
122 default:
Evan Chenge0f20832008-09-25 07:38:08 +0000123 return new ARMTargetAsmInfo(*this);
Anton Korobeynikov3cc6efa2008-08-07 09:54:23 +0000124 }
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000125}
126
127
128// Pass Pipeline Configuration
Dan Gohmane34aa772008-03-11 22:29:46 +0000129bool ARMTargetMachine::addInstSelector(PassManagerBase &PM, bool Fast) {
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000130 PM.add(createARMISelDag(*this));
131 return false;
132}
133
Dan Gohmane34aa772008-03-11 22:29:46 +0000134bool ARMTargetMachine::addPreEmitPass(PassManagerBase &PM, bool Fast) {
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000135 // FIXME: temporarily disabling load / store optimization pass for Thumb mode.
136 if (!Fast && !DisableLdStOpti && !Subtarget.isThumb())
137 PM.add(createARMLoadStoreOptimizationPass());
Anton Korobeynikov3cc6efa2008-08-07 09:54:23 +0000138
Evan Chengcd497f42007-09-20 00:48:22 +0000139 if (!Fast && !DisableIfConversion && !Subtarget.isThumb())
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000140 PM.add(createIfConverterPass());
141
142 PM.add(createARMConstantIslandPass());
143 return true;
144}
145
Anton Korobeynikov3cc6efa2008-08-07 09:54:23 +0000146bool ARMTargetMachine::addAssemblyEmitter(PassManagerBase &PM, bool Fast,
Owen Anderson847b99b2008-08-21 00:14:44 +0000147 raw_ostream &Out) {
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000148 // Output assembly language.
Anton Korobeynikov74b114b2008-08-17 13:55:10 +0000149 assert(AsmPrinterCtor && "AsmPrinter was not linked in");
150 if (AsmPrinterCtor)
151 PM.add(AsmPrinterCtor(Out, *this));
152
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000153 return false;
154}
155
156
Dan Gohmane34aa772008-03-11 22:29:46 +0000157bool ARMTargetMachine::addCodeEmitter(PassManagerBase &PM, bool Fast,
Evan Cheng77547212007-07-20 21:56:13 +0000158 bool DumpAsm, MachineCodeEmitter &MCE) {
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000159 // FIXME: Move this to TargetJITInfo!
160 setRelocationModel(Reloc::Static);
161
162 // Machine code emitter pass for ARM.
163 PM.add(createARMCodeEmitterPass(*this, MCE));
Anton Korobeynikov74b114b2008-08-17 13:55:10 +0000164 if (DumpAsm) {
165 assert(AsmPrinterCtor && "AsmPrinter was not linked in");
166 if (AsmPrinterCtor)
Owen Anderson847b99b2008-08-21 00:14:44 +0000167 PM.add(AsmPrinterCtor(errs(), *this));
Anton Korobeynikov74b114b2008-08-17 13:55:10 +0000168 }
169
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000170 return false;
171}
172
Dan Gohmane34aa772008-03-11 22:29:46 +0000173bool ARMTargetMachine::addSimpleCodeEmitter(PassManagerBase &PM, bool Fast,
Evan Cheng77547212007-07-20 21:56:13 +0000174 bool DumpAsm, MachineCodeEmitter &MCE) {
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000175 // Machine code emitter pass for ARM.
176 PM.add(createARMCodeEmitterPass(*this, MCE));
Anton Korobeynikov74b114b2008-08-17 13:55:10 +0000177 if (DumpAsm) {
178 assert(AsmPrinterCtor && "AsmPrinter was not linked in");
179 if (AsmPrinterCtor)
Owen Anderson847b99b2008-08-21 00:14:44 +0000180 PM.add(AsmPrinterCtor(errs(), *this));
Anton Korobeynikov74b114b2008-08-17 13:55:10 +0000181 }
182
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000183 return false;
184}