blob: ec41e540b555322d1d67805c4984b30549f46d14 [file] [log] [blame]
Scott Michela589a082007-12-03 23:14:43 +00001//===- SPU.td - Describe the STI Cell SPU Target Machine ----*- tablegen -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
5//
6// This file was developed by a team from the Computer Systems Research
7// Department at The Aerospace Corporation.
8//
9// See README.txt for details.
10//===----------------------------------------------------------------------===//
11//
12// This is the top level entry point for the STI Cell SPU target machine.
13//
14//===----------------------------------------------------------------------===//
15
16// Get the target-independent interfaces which we are implementing.
17//
18include "../Target.td"
19
20//===----------------------------------------------------------------------===//
21// Register File Description
22//===----------------------------------------------------------------------===//
23
24include "SPURegisterInfo.td"
25
26//===----------------------------------------------------------------------===//
27// Instruction formats, instructions
28//===----------------------------------------------------------------------===//
29
30include "SPUNodes.td"
31include "SPUOperands.td"
32include "SPUSchedule.td"
33include "SPUInstrFormats.td"
34include "SPUInstrInfo.td"
35
36//===----------------------------------------------------------------------===//
37// Subtarget features:
38//===----------------------------------------------------------------------===//
39
40def DefaultProc: SubtargetFeature<"", "ProcDirective", "SPU::DEFAULT_PROC", "">;
41def LargeMemFeature:
42 SubtargetFeature<"large_mem","UseLargeMem", "true",
43 "Use large (>256) LSA memory addressing [default = false]">;
44
45def SPURev0 : Processor<"v0", SPUItineraries, [DefaultProc]>;
46
47//===----------------------------------------------------------------------===//
48// Calling convention:
49//===----------------------------------------------------------------------===//
50
51include "SPUCallingConv.td"
52
53// Target:
54
55def SPUInstrInfo : InstrInfo {
56 let isLittleEndianEncoding = 1;
57}
58
59def SPU : Target {
60 let InstructionSet = SPUInstrInfo;
61}