blob: 87c63421bc8905ba30a6c0416f5ae0cabfbc4b43 [file] [log] [blame]
Dan Gohmanf17a25c2007-07-18 16:29:46 +00001//===-- X86InstrBuilder.h - Functions to aid building x86 insts -*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
Chris Lattner081ce942007-12-29 20:36:04 +00005// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Dan Gohmanf17a25c2007-07-18 16:29:46 +00007//
8//===----------------------------------------------------------------------===//
9//
10// This file exposes functions that may be used with BuildMI from the
11// MachineInstrBuilder.h file to handle X86'isms in a clean way.
12//
13// The BuildMem function may be used with the BuildMI function to add entire
14// memory references in a single, typed, function call. X86 memory references
15// can be very complex expressions (described in the README), so wrapping them
16// up behind an easier to use interface makes sense. Descriptions of the
17// functions are included below.
18//
19// For reference, the order of operands for memory references is:
20// (Operand), Base, Scale, Index, Displacement.
21//
22//===----------------------------------------------------------------------===//
23
24#ifndef X86INSTRBUILDER_H
25#define X86INSTRBUILDER_H
26
27#include "llvm/CodeGen/MachineInstrBuilder.h"
28
29namespace llvm {
30
31/// X86AddressMode - This struct holds a generalized full x86 address mode.
32/// The base register can be a frame index, which will eventually be replaced
33/// with BP or SP and Disp being offsetted accordingly. The displacement may
34/// also include the offset of a global value.
35struct X86AddressMode {
36 enum {
37 RegBase,
38 FrameIndexBase
39 } BaseType;
40
41 union {
42 unsigned Reg;
43 int FrameIndex;
44 } Base;
45
46 unsigned Scale;
47 unsigned IndexReg;
48 unsigned Disp;
49 GlobalValue *GV;
50
51 X86AddressMode() : BaseType(RegBase), Scale(1), IndexReg(0), Disp(0), GV(0) {
52 Base.Reg = 0;
53 }
54};
55
56/// addDirectMem - This function is used to add a direct memory reference to the
57/// current instruction -- that is, a dereference of an address in a register,
58/// with no scale, index or displacement. An example is: DWORD PTR [EAX].
59///
60inline const MachineInstrBuilder &addDirectMem(const MachineInstrBuilder &MIB,
61 unsigned Reg) {
62 // Because memory references are always represented with four
63 // values, this adds: Reg, [1, NoReg, 0] to the instruction.
64 return MIB.addReg(Reg).addImm(1).addReg(0).addImm(0);
65}
66
67
68/// addRegOffset - This function is used to add a memory reference of the form
69/// [Reg + Offset], i.e., one with no scale or index, but with a
70/// displacement. An example is: DWORD PTR [EAX + 4].
71///
72inline const MachineInstrBuilder &addRegOffset(const MachineInstrBuilder &MIB,
Evan Chenge52c1912008-07-03 09:09:37 +000073 unsigned Reg, bool isKill,
74 int Offset) {
75 return MIB.addReg(Reg, false, false, isKill)
76 .addImm(1).addReg(0).addImm(Offset);
Dan Gohmanf17a25c2007-07-18 16:29:46 +000077}
78
79/// addRegReg - This function is used to add a memory reference of the form:
80/// [Reg + Reg].
81inline const MachineInstrBuilder &addRegReg(const MachineInstrBuilder &MIB,
Evan Chenge52c1912008-07-03 09:09:37 +000082 unsigned Reg1, bool isKill1,
83 unsigned Reg2, bool isKill2) {
84 return MIB.addReg(Reg1, false, false, isKill1).addImm(1)
85 .addReg(Reg2, false, false, isKill2).addImm(0);
Dan Gohmanf17a25c2007-07-18 16:29:46 +000086}
87
88inline const MachineInstrBuilder &addFullAddress(const MachineInstrBuilder &MIB,
89 const X86AddressMode &AM) {
90 assert (AM.Scale == 1 || AM.Scale == 2 || AM.Scale == 4 || AM.Scale == 8);
91
92 if (AM.BaseType == X86AddressMode::RegBase)
93 MIB.addReg(AM.Base.Reg);
94 else if (AM.BaseType == X86AddressMode::FrameIndexBase)
95 MIB.addFrameIndex(AM.Base.FrameIndex);
96 else
97 assert (0);
98 MIB.addImm(AM.Scale).addReg(AM.IndexReg);
99 if (AM.GV)
100 return MIB.addGlobalAddress(AM.GV, AM.Disp);
101 else
102 return MIB.addImm(AM.Disp);
103}
104
105/// addFrameReference - This function is used to add a reference to the base of
106/// an abstract object on the stack frame of the current function. This
107/// reference has base register as the FrameIndex offset until it is resolved.
108/// This allows a constant offset to be specified as well...
109///
110inline const MachineInstrBuilder &
111addFrameReference(const MachineInstrBuilder &MIB, int FI, int Offset = 0) {
112 return MIB.addFrameIndex(FI).addImm(1).addReg(0).addImm(Offset);
113}
114
115/// addConstantPoolReference - This function is used to add a reference to the
116/// base of a constant value spilled to the per-function constant pool. The
Dan Gohmanf644a762008-09-30 01:21:32 +0000117/// reference uses the abstract ConstantPoolIndex which is retained until
118/// either machine code emission or assembly output. In PIC mode on x86-32,
119/// the GlobalBaseReg parameter can be used to make this a
120/// GlobalBaseReg-relative reference.
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000121///
122inline const MachineInstrBuilder &
Dan Gohmanf644a762008-09-30 01:21:32 +0000123addConstantPoolReference(const MachineInstrBuilder &MIB, unsigned CPI,
124 unsigned GlobalBaseReg = 0) {
125 return MIB.addReg(GlobalBaseReg).addImm(1).addReg(0).addConstantPoolIndex(CPI);
Dan Gohmanf17a25c2007-07-18 16:29:46 +0000126}
127
128} // End llvm namespace
129
130#endif