| /* |
| * Copyright 2010 Jerome Glisse <glisse@freedesktop.org> |
| * |
| * Permission is hereby granted, free of charge, to any person obtaining a |
| * copy of this software and associated documentation files (the "Software"), |
| * to deal in the Software without restriction, including without limitation |
| * on the rights to use, copy, modify, merge, publish, distribute, sub |
| * license, and/or sell copies of the Software, and to permit persons to whom |
| * the Software is furnished to do so, subject to the following conditions: |
| * |
| * The above copyright notice and this permission notice (including the next |
| * paragraph) shall be included in all copies or substantial portions of the |
| * Software. |
| * |
| * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL |
| * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, |
| * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR |
| * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE |
| * USE OR OTHER DEALINGS IN THE SOFTWARE. |
| */ |
| |
| /* TODO: |
| * - fix mask for depth control & cull for query |
| */ |
| #include <stdio.h> |
| #include <errno.h> |
| #include <pipe/p_defines.h> |
| #include <pipe/p_state.h> |
| #include <pipe/p_context.h> |
| #include <tgsi/tgsi_scan.h> |
| #include <tgsi/tgsi_parse.h> |
| #include <tgsi/tgsi_util.h> |
| #include <util/u_blitter.h> |
| #include <util/u_double_list.h> |
| #include <util/u_transfer.h> |
| #include <util/u_surface.h> |
| #include <util/u_pack_color.h> |
| #include <util/u_memory.h> |
| #include <util/u_inlines.h> |
| #include <pipebuffer/pb_buffer.h> |
| #include "state_tracker/drm_driver.h" |
| #include "r600.h" |
| #include "r600d.h" |
| #include "r700_sq.h" |
| struct radeon_state { |
| unsigned dummy; |
| }; |
| #include "r600_resource.h" |
| #include "r600_shader.h" |
| |
| |
| uint32_t r600_translate_texformat(enum pipe_format format, |
| const unsigned char *swizzle_view, |
| uint32_t *word4_p, uint32_t *yuv_format_p); |
| |
| #include "r600_state_inlines.h" |
| |
| enum chip_class { |
| R600, |
| R700, |
| EVERGREEN, |
| }; |
| |
| enum r600_pipe_state_id { |
| R600_PIPE_STATE_BLEND = 0, |
| R600_PIPE_STATE_BLEND_COLOR, |
| R600_PIPE_STATE_CONFIG, |
| R600_PIPE_STATE_CLIP, |
| R600_PIPE_STATE_SCISSOR, |
| R600_PIPE_STATE_VIEWPORT, |
| R600_PIPE_STATE_RASTERIZER, |
| R600_PIPE_STATE_VGT, |
| R600_PIPE_STATE_FRAMEBUFFER, |
| R600_PIPE_STATE_DSA, |
| R600_PIPE_STATE_STENCIL_REF, |
| R600_PIPE_STATE_PS_SHADER, |
| R600_PIPE_STATE_VS_SHADER, |
| R600_PIPE_STATE_CONSTANT, |
| R600_PIPE_STATE_SAMPLER, |
| R600_PIPE_STATE_RESOURCE, |
| R600_PIPE_NSTATES |
| }; |
| |
| struct r600_screen { |
| struct pipe_screen screen; |
| struct radeon *radeon; |
| unsigned chip_class; |
| }; |
| |
| struct r600_pipe_sampler_view { |
| struct pipe_sampler_view base; |
| struct r600_pipe_state state; |
| }; |
| |
| struct r600_pipe_rasterizer { |
| struct r600_pipe_state rstate; |
| bool flatshade; |
| unsigned sprite_coord_enable; |
| }; |
| |
| struct r600_pipe_blend { |
| struct r600_pipe_state rstate; |
| unsigned cb_target_mask; |
| }; |
| |
| struct r600_pipe_shader { |
| struct r600_shader shader; |
| struct r600_pipe_state rstate; |
| struct radeon_ws_bo *bo; |
| }; |
| |
| struct r600_vertex_element |
| { |
| unsigned count; |
| unsigned refcount; |
| struct pipe_vertex_element elements[32]; |
| }; |
| |
| struct r600_pipe_context { |
| struct pipe_context context; |
| struct r600_screen *screen; |
| struct radeon *radeon; |
| struct blitter_context *blitter; |
| struct r600_pipe_state *states[R600_PIPE_NSTATES]; |
| struct r600_context ctx; |
| struct r600_vertex_element *vertex_elements; |
| struct pipe_framebuffer_state framebuffer; |
| struct pipe_index_buffer index_buffer; |
| struct pipe_vertex_buffer vertex_buffer[PIPE_MAX_ATTRIBS]; |
| unsigned nvertex_buffer; |
| unsigned cb_target_mask; |
| /* for saving when using blitter */ |
| struct pipe_stencil_ref stencil_ref; |
| struct pipe_viewport_state viewport; |
| struct pipe_clip_state clip; |
| unsigned vs_nconst; |
| unsigned ps_nconst; |
| struct r600_pipe_state vs_const[256]; |
| struct r600_pipe_state ps_const[256]; |
| struct r600_pipe_state vs_resource[160]; |
| struct r600_pipe_state ps_resource[160]; |
| struct r600_pipe_state config; |
| struct r600_pipe_shader *ps_shader; |
| struct r600_pipe_shader *vs_shader; |
| /* shader information */ |
| bool ps_rebuild; |
| bool vs_rebuild; |
| unsigned sprite_coord_enable; |
| bool flatshade; |
| }; |
| |
| static INLINE u32 S_FIXED(float value, u32 frac_bits) |
| { |
| return value * (1 << frac_bits); |
| } |
| |
| /* r600_shader.c */ |
| static void r600_pipe_shader_vs(struct pipe_context *ctx, struct r600_pipe_shader *shader) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state *rstate = &shader->rstate; |
| struct r600_shader *rshader = &shader->shader; |
| unsigned spi_vs_out_id[10]; |
| unsigned i, tmp; |
| |
| /* clear previous register */ |
| rstate->nregs = 0; |
| |
| /* so far never got proper semantic id from tgsi */ |
| for (i = 0; i < 10; i++) { |
| spi_vs_out_id[i] = 0; |
| } |
| for (i = 0; i < 32; i++) { |
| tmp = i << ((i & 3) * 8); |
| spi_vs_out_id[i / 4] |= tmp; |
| } |
| for (i = 0; i < 10; i++) { |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028614_SPI_VS_OUT_ID_0 + i * 4, |
| spi_vs_out_id[i], 0xFFFFFFFF, NULL); |
| } |
| |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_0286C4_SPI_VS_OUT_CONFIG, |
| S_0286C4_VS_EXPORT_COUNT(rshader->noutput - 2), |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028868_SQ_PGM_RESOURCES_VS, |
| S_028868_NUM_GPRS(rshader->bc.ngpr) | |
| S_028868_STACK_SIZE(rshader->bc.nstack), |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_0288A4_SQ_PGM_RESOURCES_FS, |
| 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_0288D0_SQ_PGM_CF_OFFSET_VS, |
| 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_0288DC_SQ_PGM_CF_OFFSET_FS, |
| 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028858_SQ_PGM_START_VS, |
| 0x00000000, 0xFFFFFFFF, shader->bo); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028894_SQ_PGM_START_FS, |
| 0x00000000, 0xFFFFFFFF, shader->bo); |
| rctx->vs_rebuild = false; |
| } |
| |
| static void r600_pipe_shader_ps(struct pipe_context *ctx, struct r600_pipe_shader *shader) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state *rstate = &shader->rstate; |
| struct r600_shader *rshader = &shader->shader; |
| unsigned i, tmp, exports_ps, num_cout, spi_ps_in_control_0, spi_input_z; |
| boolean have_pos = FALSE; |
| |
| /* clear previous register */ |
| rstate->nregs = 0; |
| |
| for (i = 0; i < rshader->ninput; i++) { |
| tmp = S_028644_SEMANTIC(i); |
| tmp |= S_028644_SEL_CENTROID(1); |
| if (rshader->input[i].name == TGSI_SEMANTIC_POSITION) |
| have_pos = TRUE; |
| if (rshader->input[i].name == TGSI_SEMANTIC_COLOR || |
| rshader->input[i].name == TGSI_SEMANTIC_BCOLOR || |
| rshader->input[i].name == TGSI_SEMANTIC_POSITION) { |
| tmp |= S_028644_FLAT_SHADE(rshader->flat_shade); |
| } |
| if (rctx->sprite_coord_enable & (1 << i)) { |
| tmp |= S_028644_PT_SPRITE_TEX(1); |
| } |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028644_SPI_PS_INPUT_CNTL_0 + i * 4, tmp, 0xFFFFFFFF, NULL); |
| } |
| |
| exports_ps = 0; |
| num_cout = 0; |
| for (i = 0; i < rshader->noutput; i++) { |
| if (rshader->output[i].name == TGSI_SEMANTIC_POSITION) |
| exports_ps |= 1; |
| else if (rshader->output[i].name == TGSI_SEMANTIC_COLOR) { |
| exports_ps |= (1 << (num_cout+1)); |
| num_cout++; |
| } |
| } |
| if (!exports_ps) { |
| /* always at least export 1 component per pixel */ |
| exports_ps = 2; |
| } |
| |
| spi_ps_in_control_0 = S_0286CC_NUM_INTERP(rshader->ninput) | |
| S_0286CC_PERSP_GRADIENT_ENA(1); |
| spi_input_z = 0; |
| if (have_pos) { |
| spi_ps_in_control_0 |= S_0286CC_POSITION_ENA(1) | |
| S_0286CC_BARYC_SAMPLE_CNTL(1); |
| spi_input_z |= 1; |
| } |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0286CC_SPI_PS_IN_CONTROL_0, spi_ps_in_control_0, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0286D0_SPI_PS_IN_CONTROL_1, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0286D8_SPI_INPUT_Z, spi_input_z, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028840_SQ_PGM_START_PS, |
| 0x00000000, 0xFFFFFFFF, shader->bo); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028850_SQ_PGM_RESOURCES_PS, |
| S_028868_NUM_GPRS(rshader->bc.ngpr) | |
| S_028868_STACK_SIZE(rshader->bc.nstack), |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028854_SQ_PGM_EXPORTS_PS, |
| exports_ps, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_0288CC_SQ_PGM_CF_OFFSET_PS, |
| 0x00000000, 0xFFFFFFFF, NULL); |
| rctx->ps_rebuild = false; |
| } |
| |
| static int r600_pipe_shader(struct pipe_context *ctx, struct r600_pipe_shader *shader) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_shader *rshader = &shader->shader; |
| void *ptr; |
| |
| /* copy new shader */ |
| if (shader->bo == NULL) { |
| shader->bo = radeon_ws_bo(rctx->radeon, rshader->bc.ndw * 4, 4096, 0); |
| if (shader->bo == NULL) { |
| return -ENOMEM; |
| } |
| ptr = radeon_ws_bo_map(rctx->radeon, shader->bo, 0, NULL); |
| memcpy(ptr, rshader->bc.bytecode, rshader->bc.ndw * 4); |
| radeon_ws_bo_unmap(rctx->radeon, shader->bo); |
| } |
| /* build state */ |
| rshader->flat_shade = rctx->flatshade; |
| switch (rshader->processor_type) { |
| case TGSI_PROCESSOR_VERTEX: |
| r600_pipe_shader_vs(ctx, shader); |
| break; |
| case TGSI_PROCESSOR_FRAGMENT: |
| r600_pipe_shader_ps(ctx, shader); |
| break; |
| default: |
| return -EINVAL; |
| } |
| r600_context_pipe_state_set(&rctx->ctx, &shader->rstate); |
| return 0; |
| } |
| |
| static int r600_shader_update(struct pipe_context *ctx, struct r600_pipe_shader *rshader) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_shader *shader = &rshader->shader; |
| const struct util_format_description *desc; |
| enum pipe_format resource_format[160]; |
| unsigned i, nresources = 0; |
| struct r600_bc *bc = &shader->bc; |
| struct r600_bc_cf *cf; |
| struct r600_bc_vtx *vtx; |
| |
| if (shader->processor_type != TGSI_PROCESSOR_VERTEX) |
| return 0; |
| for (i = 0; i < rctx->vertex_elements->count; i++) { |
| resource_format[nresources++] = rctx->vertex_elements->elements[i].src_format; |
| } |
| radeon_ws_bo_reference(rctx->radeon, &rshader->bo, NULL); |
| LIST_FOR_EACH_ENTRY(cf, &bc->cf, list) { |
| switch (cf->inst) { |
| case V_SQ_CF_WORD1_SQ_CF_INST_VTX: |
| case V_SQ_CF_WORD1_SQ_CF_INST_VTX_TC: |
| LIST_FOR_EACH_ENTRY(vtx, &cf->vtx, list) { |
| desc = util_format_description(resource_format[vtx->buffer_id]); |
| if (desc == NULL) { |
| R600_ERR("unknown format %d\n", resource_format[vtx->buffer_id]); |
| return -EINVAL; |
| } |
| vtx->dst_sel_x = desc->swizzle[0]; |
| vtx->dst_sel_y = desc->swizzle[1]; |
| vtx->dst_sel_z = desc->swizzle[2]; |
| vtx->dst_sel_w = desc->swizzle[3]; |
| } |
| break; |
| default: |
| break; |
| } |
| } |
| return r600_bc_build(&shader->bc); |
| } |
| |
| static int r600_pipe_shader_update2(struct pipe_context *ctx, struct r600_pipe_shader *shader) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| int r; |
| |
| if (shader == NULL) |
| return -EINVAL; |
| if (shader->bo) { |
| switch (shader->shader.processor_type) { |
| case TGSI_PROCESSOR_VERTEX: |
| if (!rctx->vs_rebuild) |
| return 0; |
| break; |
| case TGSI_PROCESSOR_FRAGMENT: |
| if (!rctx->ps_rebuild) |
| return 0; |
| break; |
| default: |
| return -EINVAL; |
| } |
| } |
| /* there should be enough input */ |
| if (rctx->vertex_elements->count < shader->shader.bc.nresource) { |
| R600_ERR("%d resources provided, expecting %d\n", |
| rctx->vertex_elements->count, shader->shader.bc.nresource); |
| return -EINVAL; |
| } |
| r = r600_shader_update(ctx, shader); |
| if (r) |
| return r; |
| return r600_pipe_shader(ctx, shader); |
| } |
| |
| int r600_shader_from_tgsi(const struct tgsi_token *tokens, struct r600_shader *shader); |
| static int r600_pipe_shader_create2(struct pipe_context *ctx, struct r600_pipe_shader *shader, const struct tgsi_token *tokens) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| int r; |
| |
| //fprintf(stderr, "--------------------------------------------------------------\n"); |
| //tgsi_dump(tokens, 0); |
| shader->shader.family = r600_get_family(rctx->radeon); |
| r = r600_shader_from_tgsi(tokens, &shader->shader); |
| if (r) { |
| R600_ERR("translation from TGSI failed !\n"); |
| return r; |
| } |
| r = r600_bc_build(&shader->shader.bc); |
| if (r) { |
| R600_ERR("building bytecode failed !\n"); |
| return r; |
| } |
| //fprintf(stderr, "______________________________________________________________\n"); |
| return 0; |
| } |
| /* r600_shader.c END */ |
| |
| static const char* r600_get_vendor(struct pipe_screen* pscreen) |
| { |
| return "X.Org"; |
| } |
| |
| static const char* r600_get_name(struct pipe_screen* pscreen) |
| { |
| struct r600_screen *rscreen = (struct r600_screen *)pscreen; |
| enum radeon_family family = r600_get_family(rscreen->radeon); |
| |
| if (family >= CHIP_R600 && family < CHIP_RV770) |
| return "R600 (HD2XXX,HD3XXX)"; |
| else |
| return "R700 (HD4XXX)"; |
| } |
| |
| static int r600_get_param(struct pipe_screen* pscreen, enum pipe_cap param) |
| { |
| switch (param) { |
| /* Supported features (boolean caps). */ |
| case PIPE_CAP_NPOT_TEXTURES: |
| case PIPE_CAP_TWO_SIDED_STENCIL: |
| case PIPE_CAP_GLSL: |
| case PIPE_CAP_DUAL_SOURCE_BLEND: |
| case PIPE_CAP_ANISOTROPIC_FILTER: |
| case PIPE_CAP_POINT_SPRITE: |
| case PIPE_CAP_OCCLUSION_QUERY: |
| case PIPE_CAP_TEXTURE_SHADOW_MAP: |
| case PIPE_CAP_TEXTURE_MIRROR_CLAMP: |
| case PIPE_CAP_TEXTURE_MIRROR_REPEAT: |
| case PIPE_CAP_BLEND_EQUATION_SEPARATE: |
| case PIPE_CAP_SM3: |
| case PIPE_CAP_TEXTURE_SWIZZLE: |
| case PIPE_CAP_INDEP_BLEND_ENABLE: |
| case PIPE_CAP_DEPTHSTENCIL_CLEAR_SEPARATE: |
| case PIPE_CAP_DEPTH_CLAMP: |
| return 1; |
| |
| /* Unsupported features (boolean caps). */ |
| case PIPE_CAP_TIMER_QUERY: |
| case PIPE_CAP_STREAM_OUTPUT: |
| case PIPE_CAP_INDEP_BLEND_FUNC: /* FIXME allow this */ |
| return 0; |
| |
| /* Texturing. */ |
| case PIPE_CAP_MAX_TEXTURE_2D_LEVELS: |
| case PIPE_CAP_MAX_TEXTURE_3D_LEVELS: |
| case PIPE_CAP_MAX_TEXTURE_CUBE_LEVELS: |
| return 14; |
| case PIPE_CAP_MAX_VERTEX_TEXTURE_UNITS: |
| /* FIXME allow this once infrastructure is there */ |
| return 0; |
| case PIPE_CAP_MAX_TEXTURE_IMAGE_UNITS: |
| case PIPE_CAP_MAX_COMBINED_SAMPLERS: |
| return 16; |
| |
| /* Render targets. */ |
| case PIPE_CAP_MAX_RENDER_TARGETS: |
| /* FIXME some r6xx are buggy and can only do 4 */ |
| return 8; |
| |
| /* Fragment coordinate conventions. */ |
| case PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT: |
| case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER: |
| return 1; |
| case PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT: |
| case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER: |
| return 0; |
| |
| default: |
| R600_ERR("r600: unknown param %d\n", param); |
| return 0; |
| } |
| } |
| |
| static float r600_get_paramf(struct pipe_screen* pscreen, enum pipe_cap param) |
| { |
| switch (param) { |
| case PIPE_CAP_MAX_LINE_WIDTH: |
| case PIPE_CAP_MAX_LINE_WIDTH_AA: |
| case PIPE_CAP_MAX_POINT_WIDTH: |
| case PIPE_CAP_MAX_POINT_WIDTH_AA: |
| return 8192.0f; |
| case PIPE_CAP_MAX_TEXTURE_ANISOTROPY: |
| return 16.0f; |
| case PIPE_CAP_MAX_TEXTURE_LOD_BIAS: |
| return 16.0f; |
| default: |
| R600_ERR("r600: unsupported paramf %d\n", param); |
| return 0.0f; |
| } |
| } |
| |
| static boolean r600_is_format_supported(struct pipe_screen* screen, |
| enum pipe_format format, |
| enum pipe_texture_target target, |
| unsigned sample_count, |
| unsigned usage, |
| unsigned geom_flags) |
| { |
| unsigned retval = 0; |
| if (target >= PIPE_MAX_TEXTURE_TYPES) { |
| R600_ERR("r600: unsupported texture type %d\n", target); |
| return FALSE; |
| } |
| |
| /* Multisample */ |
| if (sample_count > 1) |
| return FALSE; |
| |
| if ((usage & PIPE_BIND_SAMPLER_VIEW) && |
| r600_is_sampler_format_supported(format)) { |
| retval |= PIPE_BIND_SAMPLER_VIEW; |
| } |
| |
| if ((usage & (PIPE_BIND_RENDER_TARGET | |
| PIPE_BIND_DISPLAY_TARGET | |
| PIPE_BIND_SCANOUT | |
| PIPE_BIND_SHARED)) && |
| r600_is_colorbuffer_format_supported(format)) { |
| retval |= usage & |
| (PIPE_BIND_RENDER_TARGET | |
| PIPE_BIND_DISPLAY_TARGET | |
| PIPE_BIND_SCANOUT | |
| PIPE_BIND_SHARED); |
| } |
| |
| if ((usage & PIPE_BIND_DEPTH_STENCIL) && |
| r600_is_zs_format_supported(format)) { |
| retval |= PIPE_BIND_DEPTH_STENCIL; |
| } |
| |
| if ((usage & PIPE_BIND_VERTEX_BUFFER) && |
| r600_is_vertex_format_supported(format)) |
| retval |= PIPE_BIND_VERTEX_BUFFER; |
| |
| if (usage & PIPE_BIND_TRANSFER_READ) |
| retval |= PIPE_BIND_TRANSFER_READ; |
| if (usage & PIPE_BIND_TRANSFER_WRITE) |
| retval |= PIPE_BIND_TRANSFER_WRITE; |
| |
| return retval == usage; |
| } |
| |
| static void r600_destroy_screen(struct pipe_screen* pscreen) |
| { |
| struct r600_screen *rscreen = (struct r600_screen *)pscreen; |
| |
| if (rscreen == NULL) |
| return; |
| FREE(rscreen); |
| } |
| |
| struct r600_drawl { |
| struct pipe_context *ctx; |
| unsigned mode; |
| unsigned start; |
| unsigned count; |
| unsigned index_size; |
| struct pipe_resource *index_buffer; |
| }; |
| |
| int r600_conv_pipe_prim(unsigned pprim, unsigned *prim); |
| static void r600_draw_common(struct r600_drawl *draw) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)draw->ctx; |
| struct r600_pipe_state *rstate; |
| struct r600_resource *rbuffer; |
| unsigned i, j, offset, format, prim; |
| u32 vgt_dma_index_type, vgt_draw_initiator, mask; |
| struct pipe_vertex_buffer *vertex_buffer; |
| struct r600_draw rdraw; |
| struct r600_pipe_state vgt; |
| |
| switch (draw->index_size) { |
| case 2: |
| vgt_draw_initiator = 0; |
| vgt_dma_index_type = 0; |
| break; |
| case 4: |
| vgt_draw_initiator = 0; |
| vgt_dma_index_type = 1; |
| break; |
| case 0: |
| vgt_draw_initiator = 2; |
| vgt_dma_index_type = 0; |
| break; |
| default: |
| R600_ERR("unsupported index size %d\n", draw->index_size); |
| return; |
| } |
| if (r600_conv_pipe_prim(draw->mode, &prim)) |
| return; |
| |
| /* rebuild vertex shader if input format changed */ |
| if (r600_pipe_shader_update2(&rctx->context, rctx->vs_shader)) |
| return; |
| if (r600_pipe_shader_update2(&rctx->context, rctx->ps_shader)) |
| return; |
| |
| for (i = 0 ; i < rctx->vertex_elements->count; i++) { |
| rstate = &rctx->vs_resource[i]; |
| j = rctx->vertex_elements->elements[i].vertex_buffer_index; |
| vertex_buffer = &rctx->vertex_buffer[j]; |
| rbuffer = (struct r600_resource*)vertex_buffer->buffer; |
| offset = rctx->vertex_elements->elements[i].src_offset + vertex_buffer->buffer_offset; |
| format = r600_translate_colorformat(rctx->vertex_elements->elements[i].src_format); |
| rstate->id = R600_PIPE_STATE_RESOURCE; |
| rstate->nregs = 0; |
| |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_038000_RESOURCE0_WORD0, offset, 0xFFFFFFFF, rbuffer->bo); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_038004_RESOURCE0_WORD1, rbuffer->size - offset - 1, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, |
| R_038008_RESOURCE0_WORD2, |
| S_038008_STRIDE(vertex_buffer->stride) | |
| S_038008_DATA_FORMAT(format), |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_03800C_RESOURCE0_WORD3, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_038010_RESOURCE0_WORD4, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_038014_RESOURCE0_WORD5, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_038018_RESOURCE0_WORD6, 0xC0000000, 0xFFFFFFFF, NULL); |
| r600_context_pipe_state_set_vs_resource(&rctx->ctx, rstate, i); |
| } |
| |
| mask = 0; |
| for (int i = 0; i < rctx->framebuffer.nr_cbufs; i++) { |
| mask |= (0xF << (i * 4)); |
| } |
| |
| vgt.id = R600_PIPE_STATE_VGT; |
| vgt.nregs = 0; |
| r600_pipe_state_add_reg(&vgt, R600_GROUP_CONFIG, R_008958_VGT_PRIMITIVE_TYPE, prim, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(&vgt, R600_GROUP_CONTEXT, R_028408_VGT_INDX_OFFSET, draw->start, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(&vgt, R600_GROUP_CONTEXT, R_028238_CB_TARGET_MASK, rctx->cb_target_mask & mask, 0xFFFFFFFF, NULL); |
| r600_context_pipe_state_set(&rctx->ctx, &vgt); |
| |
| rdraw.vgt_num_indices = draw->count; |
| rdraw.vgt_num_instances = 1; |
| rdraw.vgt_index_type = vgt_dma_index_type; |
| rdraw.vgt_draw_initiator = vgt_draw_initiator; |
| rdraw.indices = NULL; |
| if (draw->index_buffer) { |
| rbuffer = (struct r600_resource*)draw->index_buffer; |
| rdraw.indices = rbuffer->bo; |
| } |
| r600_context_draw(&rctx->ctx, &rdraw); |
| } |
| |
| static void r600_draw_vbo2(struct pipe_context *ctx, const struct pipe_draw_info *info) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_drawl draw; |
| |
| assert(info->index_bias == 0); |
| |
| draw.ctx = ctx; |
| draw.mode = info->mode; |
| draw.start = info->start; |
| draw.count = info->count; |
| if (info->indexed && rctx->index_buffer.buffer) { |
| draw.index_size = rctx->index_buffer.index_size; |
| draw.index_buffer = rctx->index_buffer.buffer; |
| assert(rctx->index_buffer.offset % |
| rctx->index_buffer.index_size == 0); |
| draw.start += rctx->index_buffer.offset / |
| rctx->index_buffer.index_size; |
| } else { |
| draw.index_size = 0; |
| draw.index_buffer = NULL; |
| } |
| r600_draw_common(&draw); |
| } |
| |
| static void r600_flush2(struct pipe_context *ctx, unsigned flags, |
| struct pipe_fence_handle **fence) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| static int dc = 0; |
| char dname[256]; |
| |
| if (!rctx->ctx.pm4_cdwords) |
| return; |
| |
| #if 0 |
| sprintf(dname, "gallium-%08d.bof", dc); |
| if (dc < 2) { |
| r600_context_dump_bof(&rctx->ctx, dname); |
| R600_ERR("dumped %s\n", dname); |
| } |
| dc++; |
| #endif |
| r600_context_flush(&rctx->ctx); |
| } |
| |
| static void r600_destroy_context(struct pipe_context *context) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)context; |
| |
| r600_context_fini(&rctx->ctx); |
| for (int i = 0; i < R600_PIPE_NSTATES; i++) { |
| free(rctx->states[i]); |
| } |
| FREE(rctx); |
| } |
| |
| static void r600_blitter_save_states(struct pipe_context *ctx) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| |
| util_blitter_save_blend(rctx->blitter, rctx->states[R600_PIPE_STATE_BLEND]); |
| util_blitter_save_depth_stencil_alpha(rctx->blitter, rctx->states[R600_PIPE_STATE_DSA]); |
| if (rctx->states[R600_PIPE_STATE_STENCIL_REF]) { |
| util_blitter_save_stencil_ref(rctx->blitter, &rctx->stencil_ref); |
| } |
| util_blitter_save_rasterizer(rctx->blitter, rctx->states[R600_PIPE_STATE_RASTERIZER]); |
| util_blitter_save_fragment_shader(rctx->blitter, rctx->ps_shader); |
| util_blitter_save_vertex_shader(rctx->blitter, rctx->vs_shader); |
| util_blitter_save_vertex_elements(rctx->blitter, rctx->vertex_elements); |
| if (rctx->states[R600_PIPE_STATE_VIEWPORT]) { |
| util_blitter_save_viewport(rctx->blitter, &rctx->viewport); |
| } |
| if (rctx->states[R600_PIPE_STATE_CLIP]) { |
| util_blitter_save_clip(rctx->blitter, &rctx->clip); |
| } |
| util_blitter_save_vertex_buffers(rctx->blitter, rctx->nvertex_buffer, rctx->vertex_buffer); |
| |
| rctx->vertex_elements = NULL; |
| |
| /* TODO queries */ |
| } |
| |
| static void r600_clear(struct pipe_context *ctx, unsigned buffers, |
| const float *rgba, double depth, unsigned stencil) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct pipe_framebuffer_state *fb = &rctx->framebuffer; |
| |
| r600_blitter_save_states(ctx); |
| util_blitter_clear(rctx->blitter, fb->width, fb->height, |
| fb->nr_cbufs, buffers, rgba, depth, |
| stencil); |
| } |
| |
| static void r600_clear_render_target(struct pipe_context *ctx, |
| struct pipe_surface *dst, |
| const float *rgba, |
| unsigned dstx, unsigned dsty, |
| unsigned width, unsigned height) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct pipe_framebuffer_state *fb = &rctx->framebuffer; |
| |
| util_blitter_save_framebuffer(rctx->blitter, fb); |
| util_blitter_clear_render_target(rctx->blitter, dst, rgba, |
| dstx, dsty, width, height); |
| } |
| |
| static void r600_clear_depth_stencil(struct pipe_context *ctx, |
| struct pipe_surface *dst, |
| unsigned clear_flags, |
| double depth, |
| unsigned stencil, |
| unsigned dstx, unsigned dsty, |
| unsigned width, unsigned height) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct pipe_framebuffer_state *fb = &rctx->framebuffer; |
| |
| util_blitter_save_framebuffer(rctx->blitter, fb); |
| util_blitter_clear_depth_stencil(rctx->blitter, dst, clear_flags, depth, stencil, |
| dstx, dsty, width, height); |
| } |
| |
| |
| static void r600_resource_copy_region(struct pipe_context *ctx, |
| struct pipe_resource *dst, |
| struct pipe_subresource subdst, |
| unsigned dstx, unsigned dsty, unsigned dstz, |
| struct pipe_resource *src, |
| struct pipe_subresource subsrc, |
| unsigned srcx, unsigned srcy, unsigned srcz, |
| unsigned width, unsigned height) |
| { |
| util_resource_copy_region(ctx, dst, subdst, dstx, dsty, dstz, |
| src, subsrc, srcx, srcy, srcz, width, height); |
| } |
| |
| static void r600_init_blit_functions2(struct r600_pipe_context *rctx) |
| { |
| rctx->context.clear = r600_clear; |
| rctx->context.clear_render_target = r600_clear_render_target; |
| rctx->context.clear_depth_stencil = r600_clear_depth_stencil; |
| rctx->context.resource_copy_region = r600_resource_copy_region; |
| } |
| |
| static void r600_init_context_resource_functions2(struct r600_pipe_context *r600) |
| { |
| r600->context.get_transfer = u_get_transfer_vtbl; |
| r600->context.transfer_map = u_transfer_map_vtbl; |
| r600->context.transfer_flush_region = u_transfer_flush_region_vtbl; |
| r600->context.transfer_unmap = u_transfer_unmap_vtbl; |
| r600->context.transfer_destroy = u_transfer_destroy_vtbl; |
| r600->context.transfer_inline_write = u_transfer_inline_write_vtbl; |
| r600->context.is_resource_referenced = u_is_resource_referenced_vtbl; |
| } |
| |
| static void r600_set_blend_color(struct pipe_context *ctx, |
| const struct pipe_blend_color *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state); |
| |
| if (rstate == NULL) |
| return; |
| |
| rstate->id = R600_PIPE_STATE_BLEND_COLOR; |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028414_CB_BLEND_RED, fui(state->color[0]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028418_CB_BLEND_GREEN, fui(state->color[1]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_02841C_CB_BLEND_BLUE, fui(state->color[2]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028420_CB_BLEND_ALPHA, fui(state->color[3]), 0xFFFFFFFF, NULL); |
| free(rctx->states[R600_PIPE_STATE_BLEND_COLOR]); |
| rctx->states[R600_PIPE_STATE_BLEND_COLOR] = rstate; |
| r600_context_pipe_state_set(&rctx->ctx, rstate); |
| } |
| |
| static void *r600_create_blend_state(struct pipe_context *ctx, |
| const struct pipe_blend_state *state) |
| { |
| struct r600_pipe_blend *blend = CALLOC_STRUCT(r600_pipe_blend); |
| struct r600_pipe_state *rstate; |
| u32 color_control, target_mask; |
| |
| if (blend == NULL) { |
| return NULL; |
| } |
| rstate = &blend->rstate; |
| |
| rstate->id = R600_PIPE_STATE_BLEND; |
| |
| target_mask = 0; |
| color_control = S_028808_PER_MRT_BLEND(1); |
| if (state->logicop_enable) { |
| color_control |= (state->logicop_func << 16) | (state->logicop_func << 20); |
| } else { |
| color_control |= (0xcc << 16); |
| } |
| /* we pretend 8 buffer are used, CB_SHADER_MASK will disable unused one */ |
| if (state->independent_blend_enable) { |
| for (int i = 0; i < 8; i++) { |
| if (state->rt[i].blend_enable) { |
| color_control |= S_028808_TARGET_BLEND_ENABLE(1 << i); |
| } |
| target_mask |= (state->rt[i].colormask << (4 * i)); |
| } |
| } else { |
| for (int i = 0; i < 8; i++) { |
| if (state->rt[0].blend_enable) { |
| color_control |= S_028808_TARGET_BLEND_ENABLE(1 << i); |
| } |
| target_mask |= (state->rt[0].colormask << (4 * i)); |
| } |
| } |
| blend->cb_target_mask = target_mask; |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028808_CB_COLOR_CONTROL, |
| color_control, 0xFFFFFFFF, NULL); |
| |
| for (int i = 0; i < 8; i++) { |
| unsigned eqRGB = state->rt[i].rgb_func; |
| unsigned srcRGB = state->rt[i].rgb_src_factor; |
| unsigned dstRGB = state->rt[i].rgb_dst_factor; |
| |
| unsigned eqA = state->rt[i].alpha_func; |
| unsigned srcA = state->rt[i].alpha_src_factor; |
| unsigned dstA = state->rt[i].alpha_dst_factor; |
| uint32_t bc = 0; |
| |
| if (!state->rt[i].blend_enable) |
| continue; |
| |
| bc |= S_028804_COLOR_COMB_FCN(r600_translate_blend_function(eqRGB)); |
| bc |= S_028804_COLOR_SRCBLEND(r600_translate_blend_factor(srcRGB)); |
| bc |= S_028804_COLOR_DESTBLEND(r600_translate_blend_factor(dstRGB)); |
| |
| if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) { |
| bc |= S_028804_SEPARATE_ALPHA_BLEND(1); |
| bc |= S_028804_ALPHA_COMB_FCN(r600_translate_blend_function(eqA)); |
| bc |= S_028804_ALPHA_SRCBLEND(r600_translate_blend_factor(srcA)); |
| bc |= S_028804_ALPHA_DESTBLEND(r600_translate_blend_factor(dstA)); |
| } |
| |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028780_CB_BLEND0_CONTROL + i * 4, bc, 0xFFFFFFFF, NULL); |
| if (i == 0) { |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028804_CB_BLEND_CONTROL, bc, 0xFFFFFFFF, NULL); |
| } |
| } |
| return rstate; |
| } |
| |
| static void r600_bind_blend_state(struct pipe_context *ctx, void *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_blend *blend = (struct r600_pipe_blend *)state; |
| struct r600_pipe_state *rstate; |
| |
| if (state == NULL) |
| return; |
| rstate = &blend->rstate; |
| rctx->states[rstate->id] = rstate; |
| rctx->cb_target_mask = blend->cb_target_mask; |
| r600_context_pipe_state_set(&rctx->ctx, rstate); |
| } |
| |
| static void *r600_create_dsa_state(struct pipe_context *ctx, |
| const struct pipe_depth_stencil_alpha_state *state) |
| { |
| struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state); |
| unsigned db_depth_control, alpha_test_control, alpha_ref, db_shader_control; |
| unsigned stencil_ref_mask, stencil_ref_mask_bf, db_render_override, db_render_control; |
| |
| if (rstate == NULL) { |
| return NULL; |
| } |
| |
| rstate->id = R600_PIPE_STATE_DSA; |
| /* depth TODO some of those db_shader_control field depend on shader adjust mask & add it to shader */ |
| /* db_shader_control is 0xFFFFFFBE as Z_EXPORT_ENABLE (bit 0) will be |
| * set by fragment shader if it export Z and KILL_ENABLE (bit 6) will |
| * be set if shader use texkill instruction |
| */ |
| db_shader_control = 0x210; |
| stencil_ref_mask = 0; |
| stencil_ref_mask_bf = 0; |
| db_depth_control = S_028800_Z_ENABLE(state->depth.enabled) | |
| S_028800_Z_WRITE_ENABLE(state->depth.writemask) | |
| S_028800_ZFUNC(state->depth.func); |
| |
| /* stencil */ |
| if (state->stencil[0].enabled) { |
| db_depth_control |= S_028800_STENCIL_ENABLE(1); |
| db_depth_control |= S_028800_STENCILFUNC(r600_translate_ds_func(state->stencil[0].func)); |
| db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op)); |
| db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op)); |
| db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op)); |
| |
| |
| stencil_ref_mask = S_028430_STENCILMASK(state->stencil[0].valuemask) | |
| S_028430_STENCILWRITEMASK(state->stencil[0].writemask); |
| if (state->stencil[1].enabled) { |
| db_depth_control |= S_028800_BACKFACE_ENABLE(1); |
| db_depth_control |= S_028800_STENCILFUNC_BF(r600_translate_ds_func(state->stencil[1].func)); |
| db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op)); |
| db_depth_control |= S_028800_STENCILZPASS_BF(r600_translate_stencil_op(state->stencil[1].zpass_op)); |
| db_depth_control |= S_028800_STENCILZFAIL_BF(r600_translate_stencil_op(state->stencil[1].zfail_op)); |
| stencil_ref_mask_bf = S_028434_STENCILMASK_BF(state->stencil[1].valuemask) | |
| S_028434_STENCILWRITEMASK_BF(state->stencil[1].writemask); |
| } |
| } |
| |
| /* alpha */ |
| alpha_test_control = 0; |
| alpha_ref = 0; |
| if (state->alpha.enabled) { |
| alpha_test_control = S_028410_ALPHA_FUNC(state->alpha.func); |
| alpha_test_control |= S_028410_ALPHA_TEST_ENABLE(1); |
| alpha_ref = fui(state->alpha.ref_value); |
| } |
| |
| /* misc */ |
| db_render_control = 0; |
| db_render_override = S_028D10_FORCE_HIZ_ENABLE(V_028D10_FORCE_DISABLE) | |
| S_028D10_FORCE_HIS_ENABLE0(V_028D10_FORCE_DISABLE) | |
| S_028D10_FORCE_HIS_ENABLE1(V_028D10_FORCE_DISABLE); |
| /* TODO db_render_override depends on query */ |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028028_DB_STENCIL_CLEAR, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_02802C_DB_DEPTH_CLEAR, 0x3F800000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028410_SX_ALPHA_TEST_CONTROL, alpha_test_control, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028430_DB_STENCILREFMASK, stencil_ref_mask, |
| 0xFFFFFFFF & C_028430_STENCILREF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028434_DB_STENCILREFMASK_BF, stencil_ref_mask_bf, |
| 0xFFFFFFFF & C_028434_STENCILREF_BF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028438_SX_ALPHA_REF, alpha_ref, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0286E0_SPI_FOG_FUNC_SCALE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0286E4_SPI_FOG_FUNC_BIAS, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0286DC_SPI_FOG_CNTL, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028800_DB_DEPTH_CONTROL, db_depth_control, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_02880C_DB_SHADER_CONTROL, db_shader_control, 0xFFFFFFBE, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028D0C_DB_RENDER_CONTROL, db_render_control, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028D10_DB_RENDER_OVERRIDE, db_render_override, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028D2C_DB_SRESULTS_COMPARE_STATE1, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028D30_DB_PRELOAD_CONTROL, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028D44_DB_ALPHA_TO_MASK, 0x0000AA00, 0xFFFFFFFF, NULL); |
| |
| return rstate; |
| } |
| |
| static void *r600_create_rs_state(struct pipe_context *ctx, |
| const struct pipe_rasterizer_state *state) |
| { |
| struct r600_pipe_rasterizer *rs = CALLOC_STRUCT(r600_pipe_rasterizer); |
| struct r600_pipe_state *rstate; |
| float offset_units = 0, offset_scale = 0; |
| unsigned offset_db_fmt_cntl = 0; |
| unsigned tmp; |
| unsigned prov_vtx = 1; |
| |
| if (rs == NULL) { |
| return NULL; |
| } |
| |
| rstate = &rs->rstate; |
| rs->flatshade = state->flatshade; |
| rs->sprite_coord_enable = state->sprite_coord_enable; |
| |
| rstate->id = R600_PIPE_STATE_RASTERIZER; |
| if (state->flatshade_first) |
| prov_vtx = 0; |
| tmp = 0x00000001; |
| if (state->sprite_coord_enable) { |
| tmp |= S_0286D4_PNT_SPRITE_ENA(1) | |
| S_0286D4_PNT_SPRITE_OVRD_X(2) | |
| S_0286D4_PNT_SPRITE_OVRD_Y(3) | |
| S_0286D4_PNT_SPRITE_OVRD_Z(0) | |
| S_0286D4_PNT_SPRITE_OVRD_W(1); |
| if (state->sprite_coord_mode != PIPE_SPRITE_COORD_UPPER_LEFT) { |
| tmp |= S_0286D4_PNT_SPRITE_TOP_1(1); |
| } |
| } |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0286D4_SPI_INTERP_CONTROL_0, tmp, 0xFFFFFFFF, NULL); |
| |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028814_PA_SU_SC_MODE_CNTL, |
| S_028814_PROVOKING_VTX_LAST(prov_vtx) | |
| S_028814_CULL_FRONT((state->cull_face & PIPE_FACE_FRONT) ? 1 : 0) | |
| S_028814_CULL_BACK((state->cull_face & PIPE_FACE_BACK) ? 1 : 0) | |
| S_028814_FACE(!state->front_ccw) | |
| S_028814_POLY_OFFSET_FRONT_ENABLE(state->offset_tri) | |
| S_028814_POLY_OFFSET_BACK_ENABLE(state->offset_tri) | |
| S_028814_POLY_OFFSET_PARA_ENABLE(state->offset_tri), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_02881C_PA_CL_VS_OUT_CNTL, |
| S_02881C_USE_VTX_POINT_SIZE(state->point_size_per_vertex) | |
| S_02881C_VS_OUT_MISC_VEC_ENA(state->point_size_per_vertex), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028820_PA_CL_NANINF_CNTL, 0x00000000, 0xFFFFFFFF, NULL); |
| /* point size 12.4 fixed point */ |
| tmp = (unsigned)(state->point_size * 8.0); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A00_PA_SU_POINT_SIZE, S_028A00_HEIGHT(tmp) | S_028A00_WIDTH(tmp), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A04_PA_SU_POINT_MINMAX, 0x80000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A08_PA_SU_LINE_CNTL, 0x00000008, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A0C_PA_SC_LINE_STIPPLE, 0x00000005, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A48_PA_SC_MPASS_PS_CNTL, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C00_PA_SC_LINE_CNTL, 0x00000400, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C0C_PA_CL_GB_VERT_CLIP_ADJ, 0x3F800000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C10_PA_CL_GB_VERT_DISC_ADJ, 0x3F800000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C14_PA_CL_GB_HORZ_CLIP_ADJ, 0x3F800000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C18_PA_CL_GB_HORZ_DISC_ADJ, 0x3F800000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028DF8_PA_SU_POLY_OFFSET_DB_FMT_CNTL, offset_db_fmt_cntl, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028DFC_PA_SU_POLY_OFFSET_CLAMP, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028E00_PA_SU_POLY_OFFSET_FRONT_SCALE, fui(offset_scale), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028E04_PA_SU_POLY_OFFSET_FRONT_OFFSET, fui(offset_units), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028E08_PA_SU_POLY_OFFSET_BACK_SCALE, fui(offset_scale), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028E0C_PA_SU_POLY_OFFSET_BACK_OFFSET, fui(offset_units), 0xFFFFFFFF, NULL); |
| return rstate; |
| } |
| |
| static void r600_bind_rs_state(struct pipe_context *ctx, void *state) |
| { |
| struct r600_pipe_rasterizer *rs = (struct r600_pipe_rasterizer *)state; |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| |
| if (state == NULL) |
| return; |
| |
| if (rctx->flatshade != rs->flatshade) { |
| rctx->ps_rebuild = true; |
| } |
| if (rctx->sprite_coord_enable != rs->sprite_coord_enable) { |
| rctx->ps_rebuild = true; |
| } |
| rctx->flatshade = rs->flatshade; |
| rctx->sprite_coord_enable = rs->sprite_coord_enable; |
| |
| rctx->states[rs->rstate.id] = &rs->rstate; |
| r600_context_pipe_state_set(&rctx->ctx, &rs->rstate); |
| } |
| |
| static void r600_delete_rs_state(struct pipe_context *ctx, void *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_rasterizer *rs = (struct r600_pipe_rasterizer *)state; |
| |
| if (rctx->states[rs->rstate.id] == &rs->rstate) { |
| rctx->states[rs->rstate.id] = NULL; |
| } |
| free(rs); |
| } |
| |
| static void *r600_create_sampler_state(struct pipe_context *ctx, |
| const struct pipe_sampler_state *state) |
| { |
| struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state); |
| union util_color uc; |
| |
| if (rstate == NULL) { |
| return NULL; |
| } |
| |
| rstate->id = R600_PIPE_STATE_SAMPLER; |
| util_pack_color(state->border_color, PIPE_FORMAT_B8G8R8A8_UNORM, &uc); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_SAMPLER, R_03C000_SQ_TEX_SAMPLER_WORD0_0, |
| S_03C000_CLAMP_X(r600_tex_wrap(state->wrap_s)) | |
| S_03C000_CLAMP_Y(r600_tex_wrap(state->wrap_t)) | |
| S_03C000_CLAMP_Z(r600_tex_wrap(state->wrap_r)) | |
| S_03C000_XY_MAG_FILTER(r600_tex_filter(state->mag_img_filter)) | |
| S_03C000_XY_MIN_FILTER(r600_tex_filter(state->min_img_filter)) | |
| S_03C000_MIP_FILTER(r600_tex_mipfilter(state->min_mip_filter)) | |
| S_03C000_DEPTH_COMPARE_FUNCTION(r600_tex_compare(state->compare_func)) | |
| S_03C000_BORDER_COLOR_TYPE(uc.ui ? V_03C000_SQ_TEX_BORDER_COLOR_REGISTER : 0), 0xFFFFFFFF, NULL); |
| /* FIXME LOD it depends on texture base level ... */ |
| r600_pipe_state_add_reg(rstate, R600_GROUP_SAMPLER, R_03C004_SQ_TEX_SAMPLER_WORD1_0, |
| S_03C004_MIN_LOD(S_FIXED(CLAMP(state->min_lod, 0, 15), 6)) | |
| S_03C004_MAX_LOD(S_FIXED(CLAMP(state->max_lod, 0, 15), 6)) | |
| S_03C004_LOD_BIAS(S_FIXED(CLAMP(state->lod_bias, -16, 16), 6)), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_SAMPLER, R_03C008_SQ_TEX_SAMPLER_WORD2_0, S_03C008_TYPE(1), 0xFFFFFFFF, NULL); |
| if (uc.ui) { |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_00A400_TD_PS_SAMPLER0_BORDER_RED, fui(state->border_color[0]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_00A404_TD_PS_SAMPLER0_BORDER_GREEN, fui(state->border_color[1]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_00A408_TD_PS_SAMPLER0_BORDER_BLUE, fui(state->border_color[2]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_00A40C_TD_PS_SAMPLER0_BORDER_ALPHA, fui(state->border_color[3]), 0xFFFFFFFF, NULL); |
| } |
| return rstate; |
| } |
| |
| static void *r600_create_vertex_elements(struct pipe_context *ctx, |
| unsigned count, |
| const struct pipe_vertex_element *elements) |
| { |
| struct r600_vertex_element *v = CALLOC_STRUCT(r600_vertex_element); |
| |
| assert(count < 32); |
| v->count = count; |
| v->refcount = 1; |
| memcpy(v->elements, elements, count * sizeof(struct pipe_vertex_element)); |
| return v; |
| } |
| |
| static void r600_sampler_view_destroy(struct pipe_context *ctx, |
| struct pipe_sampler_view *state) |
| { |
| struct r600_pipe_sampler_view *resource = (struct r600_pipe_sampler_view *)state; |
| |
| pipe_resource_reference(&state->texture, NULL); |
| FREE(resource); |
| } |
| |
| static struct pipe_sampler_view *r600_create_sampler_view(struct pipe_context *ctx, |
| struct pipe_resource *texture, |
| const struct pipe_sampler_view *state) |
| { |
| struct r600_pipe_sampler_view *resource = CALLOC_STRUCT(r600_pipe_sampler_view); |
| struct r600_pipe_state *rstate; |
| const struct util_format_description *desc; |
| struct r600_resource_texture *tmp; |
| struct r600_resource *rbuffer; |
| unsigned format; |
| uint32_t word4 = 0, yuv_format = 0, pitch = 0; |
| unsigned char swizzle[4], array_mode = 0, tile_type = 0; |
| struct radeon_ws_bo *bo[2]; |
| |
| if (resource == NULL) |
| return NULL; |
| rstate = &resource->state; |
| |
| /* initialize base object */ |
| resource->base = *state; |
| resource->base.texture = NULL; |
| pipe_reference(NULL, &texture->reference); |
| resource->base.texture = texture; |
| resource->base.reference.count = 1; |
| resource->base.context = ctx; |
| |
| swizzle[0] = state->swizzle_r; |
| swizzle[1] = state->swizzle_g; |
| swizzle[2] = state->swizzle_b; |
| swizzle[3] = state->swizzle_a; |
| format = r600_translate_texformat(texture->format, |
| swizzle, |
| &word4, &yuv_format); |
| if (format == ~0) { |
| format = 0; |
| } |
| desc = util_format_description(texture->format); |
| if (desc == NULL) { |
| R600_ERR("unknow format %d\n", texture->format); |
| } |
| tmp = (struct r600_resource_texture*)texture; |
| rbuffer = &tmp->resource; |
| bo[0] = rbuffer->bo; |
| bo[1] = rbuffer->bo; |
| /* FIXME depth texture decompression */ |
| if (tmp->depth) { |
| #if 0 |
| r = r600_texture_from_depth(ctx, tmp, view->first_level); |
| if (r) { |
| return; |
| } |
| bo[0] = radeon_ws_bo_incref(rscreen->rw, tmp->uncompressed); |
| bo[1] = radeon_ws_bo_incref(rscreen->rw, tmp->uncompressed); |
| #endif |
| } |
| pitch = (tmp->pitch[0] / tmp->bpt); |
| pitch = (pitch + 0x7) & ~0x7; |
| |
| /* FIXME properly handle first level != 0 */ |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_038000_RESOURCE0_WORD0, |
| S_038000_DIM(r600_tex_dim(texture->target)) | |
| S_038000_TILE_MODE(array_mode) | |
| S_038000_TILE_TYPE(tile_type) | |
| S_038000_PITCH((pitch / 8) - 1) | |
| S_038000_TEX_WIDTH(texture->width0 - 1), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_038004_RESOURCE0_WORD1, |
| S_038004_TEX_HEIGHT(texture->height0 - 1) | |
| S_038004_TEX_DEPTH(texture->depth0 - 1) | |
| S_038004_DATA_FORMAT(format), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_038008_RESOURCE0_WORD2, |
| tmp->offset[0] >> 8, 0xFFFFFFFF, bo[0]); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_03800C_RESOURCE0_WORD3, |
| tmp->offset[1] >> 8, 0xFFFFFFFF, bo[1]); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_038010_RESOURCE0_WORD4, |
| word4 | S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_NORM) | |
| S_038010_SRF_MODE_ALL(V_038010_SFR_MODE_NO_ZERO) | |
| S_038010_REQUEST_SIZE(1) | |
| S_038010_BASE_LEVEL(state->first_level), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_038014_RESOURCE0_WORD5, |
| S_038014_LAST_LEVEL(state->last_level) | |
| S_038014_BASE_ARRAY(0) | |
| S_038014_LAST_ARRAY(0), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_RESOURCE, R_038018_RESOURCE0_WORD6, |
| S_038018_TYPE(V_038010_SQ_TEX_VTX_VALID_TEXTURE), 0xFFFFFFFF, NULL); |
| |
| return &resource->base; |
| } |
| |
| static void r600_set_vs_sampler_view(struct pipe_context *ctx, unsigned count, |
| struct pipe_sampler_view **views) |
| { |
| /* TODO */ |
| assert(1); |
| } |
| |
| static void r600_set_ps_sampler_view(struct pipe_context *ctx, unsigned count, |
| struct pipe_sampler_view **views) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views; |
| |
| for (int i = 0; i < count; i++) { |
| if (resource[i]) { |
| r600_context_pipe_state_set_ps_resource(&rctx->ctx, &resource[i]->state, i); |
| } |
| } |
| } |
| |
| static void r600_bind_state(struct pipe_context *ctx, void *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state *rstate = (struct r600_pipe_state *)state; |
| |
| if (state == NULL) |
| return; |
| rctx->states[rstate->id] = rstate; |
| r600_context_pipe_state_set(&rctx->ctx, rstate); |
| } |
| |
| static void r600_bind_ps_sampler(struct pipe_context *ctx, unsigned count, void **states) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state **rstates = (struct r600_pipe_state **)states; |
| |
| for (int i = 0; i < count; i++) { |
| r600_context_pipe_state_set_ps_sampler(&rctx->ctx, rstates[i], i); |
| } |
| } |
| |
| static void r600_bind_vs_sampler(struct pipe_context *ctx, unsigned count, void **states) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state **rstates = (struct r600_pipe_state **)states; |
| |
| /* TODO implement */ |
| for (int i = 0; i < count; i++) { |
| r600_context_pipe_state_set_vs_sampler(&rctx->ctx, rstates[i], i); |
| } |
| } |
| |
| static void r600_delete_state(struct pipe_context *ctx, void *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state *rstate = (struct r600_pipe_state *)state; |
| |
| if (rctx->states[rstate->id] == rstate) { |
| rctx->states[rstate->id] = NULL; |
| } |
| for (int i = 0; i < rstate->nregs; i++) { |
| radeon_ws_bo_reference(rctx->radeon, &rstate->regs[i].bo, NULL); |
| } |
| free(rstate); |
| } |
| |
| static void r600_delete_vertex_element(struct pipe_context *ctx, void *state) |
| { |
| struct r600_vertex_element *v = (struct r600_vertex_element*)state; |
| |
| if (v == NULL) |
| return; |
| if (--v->refcount) |
| return; |
| free(v); |
| } |
| |
| static void r600_set_clip_state(struct pipe_context *ctx, |
| const struct pipe_clip_state *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state); |
| |
| if (rstate == NULL) |
| return; |
| |
| rctx->clip = *state; |
| rstate->id = R600_PIPE_STATE_CLIP; |
| for (int i = 0; i < state->nr; i++) { |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028E20_PA_CL_UCP0_X + i * 4, |
| fui(state->ucp[i][0]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028E24_PA_CL_UCP0_Y + i * 4, |
| fui(state->ucp[i][1]) , 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028E28_PA_CL_UCP0_Z + i * 4, |
| fui(state->ucp[i][2]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028E2C_PA_CL_UCP0_W + i * 4, |
| fui(state->ucp[i][3]), 0xFFFFFFFF, NULL); |
| } |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028810_PA_CL_CLIP_CNTL, |
| S_028810_PS_UCP_MODE(3) | ((1 << state->nr) - 1) | |
| S_028810_ZCLIP_NEAR_DISABLE(state->depth_clamp) | |
| S_028810_ZCLIP_FAR_DISABLE(state->depth_clamp), 0xFFFFFFFF, NULL); |
| |
| free(rctx->states[R600_PIPE_STATE_CLIP]); |
| rctx->states[R600_PIPE_STATE_CLIP] = rstate; |
| r600_context_pipe_state_set(&rctx->ctx, rstate); |
| } |
| |
| static void r600_bind_vertex_elements(struct pipe_context *ctx, void *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_vertex_element *v = (struct r600_vertex_element*)state; |
| |
| r600_delete_vertex_element(ctx, rctx->vertex_elements); |
| rctx->vertex_elements = v; |
| if (v) { |
| v->refcount++; |
| rctx->vs_rebuild = true; |
| } |
| } |
| |
| static void r600_set_polygon_stipple(struct pipe_context *ctx, |
| const struct pipe_poly_stipple *state) |
| { |
| } |
| |
| static void r600_set_sample_mask(struct pipe_context *pipe, unsigned sample_mask) |
| { |
| } |
| |
| static void r600_set_scissor_state(struct pipe_context *ctx, |
| const struct pipe_scissor_state *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state); |
| u32 tl, br; |
| |
| if (rstate == NULL) |
| return; |
| |
| rstate->id = R600_PIPE_STATE_SCISSOR; |
| tl = S_028240_TL_X(state->minx) | S_028240_TL_Y(state->miny) | S_028240_WINDOW_OFFSET_DISABLE(1); |
| br = S_028244_BR_X(state->maxx) | S_028244_BR_Y(state->maxy); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028030_PA_SC_SCREEN_SCISSOR_TL, tl, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028034_PA_SC_SCREEN_SCISSOR_BR, br, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028204_PA_SC_WINDOW_SCISSOR_TL, tl, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028208_PA_SC_WINDOW_SCISSOR_BR, br, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028210_PA_SC_CLIPRECT_0_TL, tl, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028214_PA_SC_CLIPRECT_0_BR, br, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028218_PA_SC_CLIPRECT_1_TL, tl, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_02821C_PA_SC_CLIPRECT_1_BR, br, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028220_PA_SC_CLIPRECT_2_TL, tl, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028224_PA_SC_CLIPRECT_2_BR, br, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028228_PA_SC_CLIPRECT_3_TL, tl, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_02822C_PA_SC_CLIPRECT_3_BR, br, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028200_PA_SC_WINDOW_OFFSET, 0x00000000, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_02820C_PA_SC_CLIPRECT_RULE, 0x0000FFFF, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028230_PA_SC_EDGERULE, 0xAAAAAAAA, |
| 0xFFFFFFFF, NULL); |
| |
| free(rctx->states[R600_PIPE_STATE_SCISSOR]); |
| rctx->states[R600_PIPE_STATE_SCISSOR] = rstate; |
| r600_context_pipe_state_set(&rctx->ctx, rstate); |
| } |
| |
| static void r600_set_stencil_ref(struct pipe_context *ctx, |
| const struct pipe_stencil_ref *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state); |
| u32 tmp; |
| |
| if (rstate == NULL) |
| return; |
| |
| rctx->stencil_ref = *state; |
| rstate->id = R600_PIPE_STATE_STENCIL_REF; |
| tmp = S_028430_STENCILREF(state->ref_value[0]); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028430_DB_STENCILREFMASK, tmp, |
| ~C_028430_STENCILREF, NULL); |
| tmp = S_028434_STENCILREF_BF(state->ref_value[1]); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028434_DB_STENCILREFMASK_BF, tmp, |
| ~C_028434_STENCILREF_BF, NULL); |
| |
| free(rctx->states[R600_PIPE_STATE_STENCIL_REF]); |
| rctx->states[R600_PIPE_STATE_STENCIL_REF] = rstate; |
| r600_context_pipe_state_set(&rctx->ctx, rstate); |
| } |
| |
| static void r600_set_viewport_state(struct pipe_context *ctx, |
| const struct pipe_viewport_state *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state); |
| |
| if (rstate == NULL) |
| return; |
| |
| rctx->viewport = *state; |
| rstate->id = R600_PIPE_STATE_VIEWPORT; |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0282D0_PA_SC_VPORT_ZMIN_0, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0282D4_PA_SC_VPORT_ZMAX_0, 0x3F800000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_02843C_PA_CL_VPORT_XSCALE_0, fui(state->scale[0]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028444_PA_CL_VPORT_YSCALE_0, fui(state->scale[1]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_02844C_PA_CL_VPORT_ZSCALE_0, fui(state->scale[2]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028440_PA_CL_VPORT_XOFFSET_0, fui(state->translate[0]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028448_PA_CL_VPORT_YOFFSET_0, fui(state->translate[1]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028450_PA_CL_VPORT_ZOFFSET_0, fui(state->translate[2]), 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028818_PA_CL_VTE_CNTL, 0x0000043F, 0xFFFFFFFF, NULL); |
| |
| free(rctx->states[R600_PIPE_STATE_VIEWPORT]); |
| rctx->states[R600_PIPE_STATE_VIEWPORT] = rstate; |
| r600_context_pipe_state_set(&rctx->ctx, rstate); |
| } |
| |
| static void r600_cb(struct r600_pipe_context *rctx, struct r600_pipe_state *rstate, |
| const struct pipe_framebuffer_state *state, int cb) |
| { |
| struct r600_resource_texture *rtex; |
| struct r600_resource *rbuffer; |
| unsigned level = state->cbufs[cb]->level; |
| unsigned pitch, slice; |
| unsigned color_info; |
| unsigned format, swap, ntype; |
| const struct util_format_description *desc; |
| struct radeon_ws_bo *bo[3]; |
| |
| rtex = (struct r600_resource_texture*)state->cbufs[cb]->texture; |
| rbuffer = &rtex->resource; |
| bo[0] = rbuffer->bo; |
| bo[1] = rbuffer->bo; |
| bo[2] = rbuffer->bo; |
| |
| pitch = (rtex->pitch[level] / rtex->bpt) / 8 - 1; |
| slice = (rtex->pitch[level] / rtex->bpt) * state->cbufs[cb]->height / 64 - 1; |
| ntype = 0; |
| desc = util_format_description(rtex->resource.base.b.format); |
| if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB) |
| ntype = V_0280A0_NUMBER_SRGB; |
| |
| format = r600_translate_colorformat(rtex->resource.base.b.format); |
| swap = r600_translate_colorswap(rtex->resource.base.b.format); |
| color_info = S_0280A0_FORMAT(format) | |
| S_0280A0_COMP_SWAP(swap) | |
| S_0280A0_BLEND_CLAMP(1) | |
| S_0280A0_SOURCE_FORMAT(1) | |
| S_0280A0_NUMBER_TYPE(ntype); |
| |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028040_CB_COLOR0_BASE + cb * 4, |
| state->cbufs[cb]->offset >> 8, 0xFFFFFFFF, bo[0]); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_0280A0_CB_COLOR0_INFO + cb * 4, |
| color_info, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028060_CB_COLOR0_SIZE + cb * 4, |
| S_028060_PITCH_TILE_MAX(pitch) | |
| S_028060_SLICE_TILE_MAX(slice), |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028080_CB_COLOR0_VIEW + cb * 4, |
| 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_0280E0_CB_COLOR0_FRAG + cb * 4, |
| 0x00000000, 0xFFFFFFFF, bo[1]); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_0280C0_CB_COLOR0_TILE + cb * 4, |
| 0x00000000, 0xFFFFFFFF, bo[2]); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028100_CB_COLOR0_MASK + cb * 4, |
| 0x00000000, 0xFFFFFFFF, NULL); |
| } |
| |
| static void r600_db(struct r600_pipe_context *rctx, struct r600_pipe_state *rstate, |
| const struct pipe_framebuffer_state *state) |
| { |
| struct r600_resource_texture *rtex; |
| struct r600_resource *rbuffer; |
| unsigned level; |
| unsigned pitch, slice, format; |
| |
| if (state->zsbuf == NULL) |
| return; |
| |
| rtex = (struct r600_resource_texture*)state->zsbuf->texture; |
| rtex->tilled = 1; |
| rtex->array_mode = 2; |
| rtex->tile_type = 1; |
| rtex->depth = 1; |
| rbuffer = &rtex->resource; |
| |
| level = state->zsbuf->level; |
| pitch = (rtex->pitch[level] / rtex->bpt) / 8 - 1; |
| slice = (rtex->pitch[level] / rtex->bpt) * state->zsbuf->height / 64 - 1; |
| format = r600_translate_dbformat(state->zsbuf->texture->format); |
| |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_02800C_DB_DEPTH_BASE, |
| state->zsbuf->offset >> 8, 0xFFFFFFFF, rbuffer->bo); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028000_DB_DEPTH_SIZE, |
| S_028000_PITCH_TILE_MAX(pitch) | S_028000_SLICE_TILE_MAX(slice), |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028004_DB_DEPTH_VIEW, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028010_DB_DEPTH_INFO, |
| S_028010_ARRAY_MODE(rtex->array_mode) | S_028010_FORMAT(format), |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028D34_DB_PREFETCH_LIMIT, |
| (state->zsbuf->height / 8) - 1, 0xFFFFFFFF, NULL); |
| } |
| |
| static void r600_set_framebuffer_state(struct pipe_context *ctx, |
| const struct pipe_framebuffer_state *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state); |
| u32 shader_mask, tl, br, shader_control, target_mask; |
| |
| if (rstate == NULL) |
| return; |
| |
| /* unreference old buffer and reference new one */ |
| rstate->id = R600_PIPE_STATE_FRAMEBUFFER; |
| for (int i = 0; i < rctx->framebuffer.nr_cbufs; i++) { |
| pipe_surface_reference(&rctx->framebuffer.cbufs[i], state->cbufs[i]); |
| } |
| pipe_surface_reference(&rctx->framebuffer.zsbuf, state->zsbuf); |
| rctx->framebuffer = *state; |
| |
| /* build states */ |
| for (int i = 0; i < state->nr_cbufs; i++) { |
| r600_cb(rctx, rstate, state, i); |
| } |
| if (state->zsbuf) { |
| r600_db(rctx, rstate, state); |
| } |
| |
| target_mask = 0x00000000; |
| target_mask = 0xFFFFFFFF; |
| shader_mask = 0; |
| shader_control = 0; |
| for (int i = 0; i < state->nr_cbufs; i++) { |
| target_mask ^= 0xf << (i * 4); |
| shader_mask |= 0xf << (i * 4); |
| shader_control |= 1 << i; |
| } |
| tl = S_028240_TL_X(0) | S_028240_TL_Y(0) | S_028240_WINDOW_OFFSET_DISABLE(1); |
| br = S_028244_BR_X(state->width) | S_028244_BR_Y(state->height); |
| |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028240_PA_SC_GENERIC_SCISSOR_TL, tl, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028244_PA_SC_GENERIC_SCISSOR_BR, br, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028250_PA_SC_VPORT_SCISSOR_0_TL, tl, |
| 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, |
| R_028254_PA_SC_VPORT_SCISSOR_0_BR, br, |
| 0xFFFFFFFF, NULL); |
| |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0287A0_CB_SHADER_CONTROL, |
| shader_control, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028238_CB_TARGET_MASK, |
| 0x00000000, target_mask, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_02823C_CB_SHADER_MASK, |
| shader_mask, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C04_PA_SC_AA_CONFIG, |
| 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX, |
| 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C20_PA_SC_AA_SAMPLE_LOCS_8S_WD1_MCTX, |
| 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C30_CB_CLRCMP_CONTROL, |
| 0x01000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C34_CB_CLRCMP_SRC, |
| 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C38_CB_CLRCMP_DST, |
| 0x000000FF, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C3C_CB_CLRCMP_MSK, |
| 0xFFFFFFFF, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028C48_PA_SC_AA_MASK, |
| 0xFFFFFFFF, 0xFFFFFFFF, NULL); |
| |
| free(rctx->states[R600_PIPE_STATE_FRAMEBUFFER]); |
| rctx->states[R600_PIPE_STATE_FRAMEBUFFER] = rstate; |
| r600_context_pipe_state_set(&rctx->ctx, rstate); |
| } |
| |
| static void r600_set_index_buffer(struct pipe_context *ctx, |
| const struct pipe_index_buffer *ib) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| |
| if (ib) { |
| pipe_resource_reference(&rctx->index_buffer.buffer, ib->buffer); |
| memcpy(&rctx->index_buffer, ib, sizeof(rctx->index_buffer)); |
| } else { |
| pipe_resource_reference(&rctx->index_buffer.buffer, NULL); |
| memset(&rctx->index_buffer, 0, sizeof(rctx->index_buffer)); |
| } |
| |
| /* TODO make this more like a state */ |
| } |
| |
| static void r600_set_vertex_buffers(struct pipe_context *ctx, unsigned count, |
| const struct pipe_vertex_buffer *buffers) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| |
| for (int i = 0; i < rctx->nvertex_buffer; i++) { |
| pipe_resource_reference(&rctx->vertex_buffer[i].buffer, NULL); |
| } |
| memcpy(rctx->vertex_buffer, buffers, sizeof(struct pipe_vertex_buffer) * count); |
| for (int i = 0; i < count; i++) { |
| rctx->vertex_buffer[i].buffer = NULL; |
| pipe_resource_reference(&rctx->vertex_buffer[i].buffer, buffers[i].buffer); |
| } |
| rctx->nvertex_buffer = count; |
| } |
| |
| static void r600_set_constant_buffer(struct pipe_context *ctx, uint shader, uint index, |
| struct pipe_resource *buffer) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_state *rstate; |
| struct pipe_transfer *transfer; |
| unsigned *nconst = NULL; |
| u32 *ptr, offset; |
| |
| switch (shader) { |
| case PIPE_SHADER_VERTEX: |
| rstate = rctx->vs_const; |
| nconst = &rctx->vs_nconst; |
| offset = R_030000_SQ_ALU_CONSTANT0_0 + 0x1000; |
| break; |
| case PIPE_SHADER_FRAGMENT: |
| rstate = rctx->ps_const; |
| nconst = &rctx->ps_nconst; |
| offset = R_030000_SQ_ALU_CONSTANT0_0; |
| break; |
| default: |
| R600_ERR("unsupported %d\n", shader); |
| return; |
| } |
| if (buffer && buffer->width0 > 0) { |
| *nconst = buffer->width0 / 16; |
| ptr = pipe_buffer_map(ctx, buffer, PIPE_TRANSFER_READ, &transfer); |
| if (ptr == NULL) |
| return; |
| for (int i = 0; i < *nconst; i++, offset += 0x10) { |
| rstate[i].nregs = 0; |
| r600_pipe_state_add_reg(&rstate[i], R600_GROUP_ALU_CONST, offset + 0x0, ptr[i * 4 + 0], 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(&rstate[i], R600_GROUP_ALU_CONST, offset + 0x4, ptr[i * 4 + 1], 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(&rstate[i], R600_GROUP_ALU_CONST, offset + 0x8, ptr[i * 4 + 2], 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(&rstate[i], R600_GROUP_ALU_CONST, offset + 0xC, ptr[i * 4 + 3], 0xFFFFFFFF, NULL); |
| r600_context_pipe_state_set(&rctx->ctx, &rstate[i]); |
| } |
| pipe_buffer_unmap(ctx, buffer, transfer); |
| } |
| } |
| |
| static void *r600_create_shader_state(struct pipe_context *ctx, |
| const struct pipe_shader_state *state) |
| { |
| struct r600_pipe_shader *shader = CALLOC_STRUCT(r600_pipe_shader); |
| int r; |
| |
| r = r600_pipe_shader_create2(ctx, shader, state->tokens); |
| if (r) { |
| return NULL; |
| } |
| return shader; |
| } |
| |
| static void r600_bind_ps_shader(struct pipe_context *ctx, void *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| |
| /* TODO delete old shader */ |
| rctx->ps_shader = (struct r600_pipe_shader *)state; |
| } |
| |
| static void r600_bind_vs_shader(struct pipe_context *ctx, void *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| |
| /* TODO delete old shader */ |
| rctx->vs_shader = (struct r600_pipe_shader *)state; |
| } |
| |
| static void r600_delete_ps_shader(struct pipe_context *ctx, void *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_shader *shader = (struct r600_pipe_shader *)state; |
| |
| if (rctx->ps_shader == shader) { |
| rctx->ps_shader = NULL; |
| } |
| /* TODO proper delete */ |
| free(shader); |
| } |
| |
| static void r600_delete_vs_shader(struct pipe_context *ctx, void *state) |
| { |
| struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx; |
| struct r600_pipe_shader *shader = (struct r600_pipe_shader *)state; |
| |
| if (rctx->vs_shader == shader) { |
| rctx->vs_shader = NULL; |
| } |
| /* TODO proper delete */ |
| free(shader); |
| } |
| |
| static void r600_init_state_functions2(struct r600_pipe_context *rctx) |
| { |
| rctx->context.create_blend_state = r600_create_blend_state; |
| rctx->context.create_depth_stencil_alpha_state = r600_create_dsa_state; |
| rctx->context.create_fs_state = r600_create_shader_state; |
| rctx->context.create_rasterizer_state = r600_create_rs_state; |
| rctx->context.create_sampler_state = r600_create_sampler_state; |
| rctx->context.create_sampler_view = r600_create_sampler_view; |
| rctx->context.create_vertex_elements_state = r600_create_vertex_elements; |
| rctx->context.create_vs_state = r600_create_shader_state; |
| rctx->context.bind_blend_state = r600_bind_blend_state; |
| rctx->context.bind_depth_stencil_alpha_state = r600_bind_state; |
| rctx->context.bind_fragment_sampler_states = r600_bind_ps_sampler; |
| rctx->context.bind_fs_state = r600_bind_ps_shader; |
| rctx->context.bind_rasterizer_state = r600_bind_rs_state; |
| rctx->context.bind_vertex_elements_state = r600_bind_vertex_elements; |
| rctx->context.bind_vertex_sampler_states = r600_bind_vs_sampler; |
| rctx->context.bind_vs_state = r600_bind_vs_shader; |
| rctx->context.delete_blend_state = r600_delete_state; |
| rctx->context.delete_depth_stencil_alpha_state = r600_delete_state; |
| rctx->context.delete_fs_state = r600_delete_ps_shader; |
| rctx->context.delete_rasterizer_state = r600_delete_rs_state; |
| rctx->context.delete_sampler_state = r600_delete_state; |
| rctx->context.delete_vertex_elements_state = r600_delete_vertex_element; |
| rctx->context.delete_vs_state = r600_delete_vs_shader; |
| rctx->context.set_blend_color = r600_set_blend_color; |
| rctx->context.set_clip_state = r600_set_clip_state; |
| rctx->context.set_constant_buffer = r600_set_constant_buffer; |
| rctx->context.set_fragment_sampler_views = r600_set_ps_sampler_view; |
| rctx->context.set_framebuffer_state = r600_set_framebuffer_state; |
| rctx->context.set_polygon_stipple = r600_set_polygon_stipple; |
| rctx->context.set_sample_mask = r600_set_sample_mask; |
| rctx->context.set_scissor_state = r600_set_scissor_state; |
| rctx->context.set_stencil_ref = r600_set_stencil_ref; |
| rctx->context.set_vertex_buffers = r600_set_vertex_buffers; |
| rctx->context.set_index_buffer = r600_set_index_buffer; |
| rctx->context.set_vertex_sampler_views = r600_set_vs_sampler_view; |
| rctx->context.set_viewport_state = r600_set_viewport_state; |
| rctx->context.sampler_view_destroy = r600_sampler_view_destroy; |
| } |
| |
| static void r600_init_config2(struct r600_pipe_context *rctx) |
| { |
| int ps_prio; |
| int vs_prio; |
| int gs_prio; |
| int es_prio; |
| int num_ps_gprs; |
| int num_vs_gprs; |
| int num_gs_gprs; |
| int num_es_gprs; |
| int num_temp_gprs; |
| int num_ps_threads; |
| int num_vs_threads; |
| int num_gs_threads; |
| int num_es_threads; |
| int num_ps_stack_entries; |
| int num_vs_stack_entries; |
| int num_gs_stack_entries; |
| int num_es_stack_entries; |
| enum radeon_family family; |
| struct r600_pipe_state *rstate = &rctx->config; |
| u32 tmp; |
| |
| family = r600_get_family(rctx->radeon); |
| ps_prio = 0; |
| vs_prio = 1; |
| gs_prio = 2; |
| es_prio = 3; |
| switch (family) { |
| case CHIP_R600: |
| num_ps_gprs = 192; |
| num_vs_gprs = 56; |
| num_temp_gprs = 4; |
| num_gs_gprs = 0; |
| num_es_gprs = 0; |
| num_ps_threads = 136; |
| num_vs_threads = 48; |
| num_gs_threads = 4; |
| num_es_threads = 4; |
| num_ps_stack_entries = 128; |
| num_vs_stack_entries = 128; |
| num_gs_stack_entries = 0; |
| num_es_stack_entries = 0; |
| break; |
| case CHIP_RV630: |
| case CHIP_RV635: |
| num_ps_gprs = 84; |
| num_vs_gprs = 36; |
| num_temp_gprs = 4; |
| num_gs_gprs = 0; |
| num_es_gprs = 0; |
| num_ps_threads = 144; |
| num_vs_threads = 40; |
| num_gs_threads = 4; |
| num_es_threads = 4; |
| num_ps_stack_entries = 40; |
| num_vs_stack_entries = 40; |
| num_gs_stack_entries = 32; |
| num_es_stack_entries = 16; |
| break; |
| case CHIP_RV610: |
| case CHIP_RV620: |
| case CHIP_RS780: |
| case CHIP_RS880: |
| default: |
| num_ps_gprs = 84; |
| num_vs_gprs = 36; |
| num_temp_gprs = 4; |
| num_gs_gprs = 0; |
| num_es_gprs = 0; |
| num_ps_threads = 136; |
| num_vs_threads = 48; |
| num_gs_threads = 4; |
| num_es_threads = 4; |
| num_ps_stack_entries = 40; |
| num_vs_stack_entries = 40; |
| num_gs_stack_entries = 32; |
| num_es_stack_entries = 16; |
| break; |
| case CHIP_RV670: |
| num_ps_gprs = 144; |
| num_vs_gprs = 40; |
| num_temp_gprs = 4; |
| num_gs_gprs = 0; |
| num_es_gprs = 0; |
| num_ps_threads = 136; |
| num_vs_threads = 48; |
| num_gs_threads = 4; |
| num_es_threads = 4; |
| num_ps_stack_entries = 40; |
| num_vs_stack_entries = 40; |
| num_gs_stack_entries = 32; |
| num_es_stack_entries = 16; |
| break; |
| case CHIP_RV770: |
| num_ps_gprs = 192; |
| num_vs_gprs = 56; |
| num_temp_gprs = 4; |
| num_gs_gprs = 0; |
| num_es_gprs = 0; |
| num_ps_threads = 188; |
| num_vs_threads = 60; |
| num_gs_threads = 0; |
| num_es_threads = 0; |
| num_ps_stack_entries = 256; |
| num_vs_stack_entries = 256; |
| num_gs_stack_entries = 0; |
| num_es_stack_entries = 0; |
| break; |
| case CHIP_RV730: |
| case CHIP_RV740: |
| num_ps_gprs = 84; |
| num_vs_gprs = 36; |
| num_temp_gprs = 4; |
| num_gs_gprs = 0; |
| num_es_gprs = 0; |
| num_ps_threads = 188; |
| num_vs_threads = 60; |
| num_gs_threads = 0; |
| num_es_threads = 0; |
| num_ps_stack_entries = 128; |
| num_vs_stack_entries = 128; |
| num_gs_stack_entries = 0; |
| num_es_stack_entries = 0; |
| break; |
| case CHIP_RV710: |
| num_ps_gprs = 192; |
| num_vs_gprs = 56; |
| num_temp_gprs = 4; |
| num_gs_gprs = 0; |
| num_es_gprs = 0; |
| num_ps_threads = 144; |
| num_vs_threads = 48; |
| num_gs_threads = 0; |
| num_es_threads = 0; |
| num_ps_stack_entries = 128; |
| num_vs_stack_entries = 128; |
| num_gs_stack_entries = 0; |
| num_es_stack_entries = 0; |
| break; |
| } |
| |
| rstate->id = R600_PIPE_STATE_CONFIG; |
| |
| /* SQ_CONFIG */ |
| tmp = 0; |
| switch (family) { |
| case CHIP_RV610: |
| case CHIP_RV620: |
| case CHIP_RS780: |
| case CHIP_RS880: |
| case CHIP_RV710: |
| break; |
| default: |
| tmp |= S_008C00_VC_ENABLE(1); |
| break; |
| } |
| tmp |= S_008C00_DX9_CONSTS(1); |
| tmp |= S_008C00_ALU_INST_PREFER_VECTOR(1); |
| tmp |= S_008C00_PS_PRIO(ps_prio); |
| tmp |= S_008C00_VS_PRIO(vs_prio); |
| tmp |= S_008C00_GS_PRIO(gs_prio); |
| tmp |= S_008C00_ES_PRIO(es_prio); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_008C00_SQ_CONFIG, tmp, 0xFFFFFFFF, NULL); |
| |
| /* SQ_GPR_RESOURCE_MGMT_1 */ |
| tmp = 0; |
| tmp |= S_008C04_NUM_PS_GPRS(num_ps_gprs); |
| tmp |= S_008C04_NUM_VS_GPRS(num_vs_gprs); |
| tmp |= S_008C04_NUM_CLAUSE_TEMP_GPRS(num_temp_gprs); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_008C04_SQ_GPR_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL); |
| |
| /* SQ_GPR_RESOURCE_MGMT_2 */ |
| tmp = 0; |
| tmp |= S_008C08_NUM_GS_GPRS(num_gs_gprs); |
| tmp |= S_008C08_NUM_GS_GPRS(num_es_gprs); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_008C08_SQ_GPR_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL); |
| |
| /* SQ_THREAD_RESOURCE_MGMT */ |
| tmp = 0; |
| tmp |= S_008C0C_NUM_PS_THREADS(num_ps_threads); |
| tmp |= S_008C0C_NUM_VS_THREADS(num_vs_threads); |
| tmp |= S_008C0C_NUM_GS_THREADS(num_gs_threads); |
| tmp |= S_008C0C_NUM_ES_THREADS(num_es_threads); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_008C0C_SQ_THREAD_RESOURCE_MGMT, tmp, 0xFFFFFFFF, NULL); |
| |
| /* SQ_STACK_RESOURCE_MGMT_1 */ |
| tmp = 0; |
| tmp |= S_008C10_NUM_PS_STACK_ENTRIES(num_ps_stack_entries); |
| tmp |= S_008C10_NUM_VS_STACK_ENTRIES(num_vs_stack_entries); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_008C10_SQ_STACK_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL); |
| |
| /* SQ_STACK_RESOURCE_MGMT_2 */ |
| tmp = 0; |
| tmp |= S_008C14_NUM_GS_STACK_ENTRIES(num_gs_stack_entries); |
| tmp |= S_008C14_NUM_ES_STACK_ENTRIES(num_es_stack_entries); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_008C14_SQ_STACK_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL); |
| |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_009714_VC_ENHANCE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028350_SX_MISC, 0x00000000, 0xFFFFFFFF, NULL); |
| |
| if (family >= CHIP_RV770) { |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0x00004000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_009508_TA_CNTL_AUX, 0x07000002, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_009830_DB_DEBUG, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_009838_DB_WATERMARKS, 0x00420204, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0286C8_SPI_THREAD_GROUPING, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A4C_PA_SC_MODE_CNTL, 0x00514000, 0xFFFFFFFF, NULL); |
| } else { |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_009508_TA_CNTL_AUX, 0x07000003, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_009830_DB_DEBUG, 0x82000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONFIG, R_009838_DB_WATERMARKS, 0x01020204, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0286C8_SPI_THREAD_GROUPING, 0x00000001, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A4C_PA_SC_MODE_CNTL, 0x00004010, 0xFFFFFFFF, NULL); |
| } |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0288A8_SQ_ESGS_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0288AC_SQ_GSVS_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0288B0_SQ_ESTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0288B4_SQ_GSTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0288B8_SQ_VSTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0288BC_SQ_PSTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0288C0_SQ_FBUF_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0288C4_SQ_REDUC_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_0288C8_SQ_GS_VERT_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A10_VGT_OUTPUT_PATH_CNTL, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A14_VGT_HOS_CNTL, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A18_VGT_HOS_MAX_TESS_LEVEL, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A1C_VGT_HOS_MIN_TESS_LEVEL, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A20_VGT_HOS_REUSE_DEPTH, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A24_VGT_GROUP_PRIM_TYPE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A28_VGT_GROUP_FIRST_DECR, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A2C_VGT_GROUP_DECR, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A30_VGT_GROUP_VECT_0_CNTL, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A34_VGT_GROUP_VECT_1_CNTL, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A38_VGT_GROUP_VECT_0_FMT_CNTL, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A40_VGT_GS_MODE, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028AB0_VGT_STRMOUT_EN, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028AB4_VGT_REUSE_OFF, 0x00000001, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028AB8_VGT_VTX_CNT_EN, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028B20_VGT_STRMOUT_BUFFER_EN, 0x00000000, 0xFFFFFFFF, NULL); |
| |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028400_VGT_MAX_VTX_INDX, 0x00FFFFFF, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028404_VGT_MIN_VTX_INDX, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A84_VGT_PRIMITIVEID_EN, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028AA0_VGT_INSTANCE_STEP_RATE_0, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_pipe_state_add_reg(rstate, R600_GROUP_CONTEXT, R_028AA4_VGT_INSTANCE_STEP_RATE_1, 0x00000000, 0xFFFFFFFF, NULL); |
| r600_context_pipe_state_set(&rctx->ctx, rstate); |
| } |
| |
| static struct pipe_context *r600_create_context2(struct pipe_screen *screen, void *priv) |
| { |
| struct r600_pipe_context *rctx = CALLOC_STRUCT(r600_pipe_context); |
| struct r600_screen* rscreen = (struct r600_screen *)screen; |
| |
| if (rctx == NULL) |
| return NULL; |
| rctx->context.winsys = rscreen->screen.winsys; |
| rctx->context.screen = screen; |
| rctx->context.priv = priv; |
| rctx->context.destroy = r600_destroy_context; |
| rctx->context.draw_vbo = r600_draw_vbo2; |
| rctx->context.flush = r600_flush2; |
| |
| /* Easy accessing of screen/winsys. */ |
| rctx->screen = rscreen; |
| rctx->radeon = rscreen->radeon; |
| |
| r600_init_blit_functions2(rctx); |
| r600_init_state_functions2(rctx); |
| r600_init_context_resource_functions2(rctx); |
| |
| rctx->blitter = util_blitter_create(&rctx->context); |
| if (rctx->blitter == NULL) { |
| FREE(rctx); |
| return NULL; |
| } |
| |
| if (r600_context_init(&rctx->ctx, rctx->radeon)) { |
| r600_destroy_context(&rctx->context); |
| return NULL; |
| } |
| |
| r600_init_config2(rctx); |
| |
| return &rctx->context; |
| } |
| |
| static int r600_get_shader_param(struct pipe_screen* pscreen, unsigned shader, enum pipe_shader_cap param) |
| { |
| switch(shader) |
| { |
| case PIPE_SHADER_FRAGMENT: |
| case PIPE_SHADER_VERTEX: |
| break; |
| case PIPE_SHADER_GEOMETRY: |
| /* TODO: support and enable geometry programs */ |
| return 0; |
| default: |
| /* TODO: support tessellation on Evergreen */ |
| return 0; |
| } |
| |
| /* TODO: all these should be fixed, since r600 surely supports much more! */ |
| switch (param) { |
| case PIPE_SHADER_CAP_MAX_INSTRUCTIONS: |
| case PIPE_SHADER_CAP_MAX_ALU_INSTRUCTIONS: |
| case PIPE_SHADER_CAP_MAX_TEX_INSTRUCTIONS: |
| case PIPE_SHADER_CAP_MAX_TEX_INDIRECTIONS: |
| return 16384; |
| case PIPE_SHADER_CAP_MAX_CONTROL_FLOW_DEPTH: |
| return 8; /* FIXME */ |
| case PIPE_SHADER_CAP_MAX_INPUTS: |
| if(shader == PIPE_SHADER_FRAGMENT) |
| return 10; |
| else |
| return 16; |
| case PIPE_SHADER_CAP_MAX_TEMPS: |
| return 256; //max native temporaries |
| case PIPE_SHADER_CAP_MAX_ADDRS: |
| return 1; //max native address registers/* FIXME Isn't this equal to TEMPS? */ |
| case PIPE_SHADER_CAP_MAX_CONSTS: |
| return 256; //max native parameters |
| case PIPE_SHADER_CAP_MAX_CONST_BUFFERS: |
| return 1; |
| case PIPE_SHADER_CAP_MAX_PREDS: |
| return 0; /* FIXME */ |
| case PIPE_SHADER_CAP_TGSI_CONT_SUPPORTED: |
| /* TODO: support this! */ |
| return 0; |
| default: |
| return 0; |
| } |
| } |
| |
| void r600_init_screen_texture_functions(struct pipe_screen *screen); |
| struct pipe_screen *r600_screen_create2(struct radeon *radeon) |
| { |
| struct r600_screen *rscreen; |
| enum radeon_family family = r600_get_family(radeon); |
| |
| rscreen = CALLOC_STRUCT(r600_screen); |
| if (rscreen == NULL) { |
| return NULL; |
| } |
| |
| switch (family) { |
| case CHIP_R600: |
| case CHIP_RV610: |
| case CHIP_RV630: |
| case CHIP_RV670: |
| case CHIP_RV620: |
| case CHIP_RV635: |
| case CHIP_RS780: |
| case CHIP_RS880: |
| rscreen->chip_class = R600; |
| break; |
| case CHIP_RV770: |
| case CHIP_RV730: |
| case CHIP_RV710: |
| case CHIP_RV740: |
| rscreen->chip_class = R700; |
| break; |
| default: |
| FREE(rscreen); |
| return NULL; |
| } |
| rscreen->radeon = radeon; |
| rscreen->screen.winsys = (struct pipe_winsys*)radeon; |
| rscreen->screen.destroy = r600_destroy_screen; |
| rscreen->screen.get_name = r600_get_name; |
| rscreen->screen.get_vendor = r600_get_vendor; |
| rscreen->screen.get_param = r600_get_param; |
| rscreen->screen.get_shader_param = r600_get_shader_param; |
| rscreen->screen.get_paramf = r600_get_paramf; |
| rscreen->screen.is_format_supported = r600_is_format_supported; |
| rscreen->screen.context_create = r600_create_context2; |
| r600_init_screen_texture_functions(&rscreen->screen); |
| r600_init_screen_resource_functions(&rscreen->screen); |
| |
| return &rscreen->screen; |
| } |