Jeff Brown | 7a33c86 | 2011-02-02 14:00:44 -0800 | [diff] [blame^] | 1 | # AMD Generic performance events |
| 2 | # |
| 3 | # Copyright OProfile authors |
| 4 | # Copyright (c) 2006-2010 Advanced Micro Devices |
| 5 | # Contributed by Ray Bryant <raybry at amd.com>, |
| 6 | # Jason Yeh <jason.yeh at amd.com> |
| 7 | # Suravee Suthikulpanit <suravee.suthikulpanit at amd.com> |
| 8 | # |
| 9 | # Revision: 1.0 |
| 10 | # |
| 11 | # ChangeLog: |
| 12 | # 1.0: 30 August 2010. |
| 13 | # - Initial revision |
| 14 | # |
| 15 | event:0x40 counters:0,1,2,3 um:zero minimum:500 name:DATA_CACHE_ACCESSES : Data cache accesses |
| 16 | event:0x41 counters:0,1,2,3 um:zero minimum:500 name:DATA_CACHE_MISSES : Data cache misses |
| 17 | event:0x42 counters:0,1,2,3 um:moess minimum:500 name:DATA_CACHE_REFILLS_FROM_L2_OR_NORTHBRIDGE : Data cache refills from L2 or Northbridge |
| 18 | event:0x43 counters:0,1,2,3 um:moesi minimum:500 name:DATA_CACHE_REFILLS_FROM_NORTHBRIDGE : Data cache refills from Northbridge |
| 19 | event:0x76 counters:0,1,2,3 um:zero minimum:50000 name:CPU_CLK_UNHALTED : Cycles outside of halt state |
| 20 | event:0xc0 counters:0,1,2,3 um:zero minimum:50000 name:RETIRED_INSTRUCTIONS : Retired instructions (includes exceptions, interrupts, re-syncs) |
| 21 | event:0xc1 counters:0,1,2,3 um:zero minimum:500 name:RETIRED_UOPS : Retired micro-ops |
| 22 | event:0xc2 counters:0,1,2,3 um:zero minimum:500 name:RETIRED_BRANCH_INSTRUCTIONS : Retired branches (conditional, unconditional, exceptions, interrupts) |
| 23 | event:0xc3 counters:0,1,2,3 um:zero minimum:500 name:RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS : Retired mispredicted branch instructions |