Shashank Mittal | 246f8d0 | 2011-01-21 17:12:27 -0800 | [diff] [blame] | 1 | /* Copyright (c) 2010-2011, Code Aurora Forum. All rights reserved. |
| 2 | * |
| 3 | * Redistribution and use in source and binary forms, with or without |
| 4 | * modification, are permitted provided that the following conditions are |
| 5 | * met: |
| 6 | * * Redistributions of source code must retain the above copyright |
| 7 | * notice, this list of conditions and the following disclaimer. |
| 8 | * * Redistributions in binary form must reproduce the above |
| 9 | * copyright notice, this list of conditions and the following |
| 10 | * disclaimer in the documentation and/or other materials provided |
| 11 | * with the distribution. |
| 12 | * * Neither the name of Code Aurora Forum, Inc. nor the names of its |
| 13 | * contributors may be used to endorse or promote products derived |
| 14 | * from this software without specific prior written permission. |
| 15 | * |
| 16 | * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED |
| 17 | * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF |
| 18 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT |
| 19 | * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS |
| 20 | * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
| 21 | * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
| 22 | * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR |
| 23 | * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, |
| 24 | * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE |
| 25 | * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN |
| 26 | * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| 27 | * |
| 28 | */ |
| 29 | #ifndef _TARGET_MSM7627_SURF_DISPLAY_H |
| 30 | #define _TARGET_MSM7627_SURF_DISPLAY_H |
| 31 | |
| 32 | #define TARGET_XRES 800 |
| 33 | #define TARGET_YRES 480 |
| 34 | |
| 35 | #define LCDC_FB_WIDTH 800 |
| 36 | #define LCDC_FB_HEIGHT 480 |
| 37 | |
| 38 | #define LCDC_HSYNC_PULSE_WIDTH_DCLK 60 |
| 39 | #define LCDC_HSYNC_BACK_PORCH_DCLK 81 |
| 40 | #define LCDC_HSYNC_FRONT_PORCH_DCLK 81 |
| 41 | #define LCDC_HSYNC_SKEW_DCLK 0 |
| 42 | |
| 43 | #define LCDC_VSYNC_PULSE_WIDTH_LINES 2 |
| 44 | #define LCDC_VSYNC_BACK_PORCH_LINES 20 |
| 45 | #define LCDC_VSYNC_FRONT_PORCH_LINES 27 |
| 46 | |
Aparna Mallavarapu | f712f5e | 2011-08-04 21:11:00 +0530 | [diff] [blame] | 47 | /* RENESAS MIPI panel */ |
| 48 | #define REN_MIPI_FB_WIDTH 480 |
| 49 | #define REN_MIPI_FB_HEIGHT 864 |
| 50 | |
| 51 | #define MIPI_HSYNC_PULSE_WIDTH 8 |
| 52 | #define MIPI_HSYNC_BACK_PORCH_DCLK 100 |
| 53 | #define MIPI_HSYNC_FRONT_PORCH_DCLK 100 |
| 54 | |
| 55 | #define MIPI_VSYNC_PULSE_WIDTH 1 |
| 56 | #define MIPI_VSYNC_BACK_PORCH_LINES 20 |
| 57 | #define MIPI_VSYNC_FRONT_PORCH_LINES 20 |
| 58 | |
Aparna Mallavarapu | 45869c3 | 2011-08-05 13:22:35 +0530 | [diff] [blame^] | 59 | /* RENESAS MIPI HVGA panel */ |
| 60 | #define REN_MIPI_FB_WIDTH_HVGA 480 |
| 61 | #define REN_MIPI_FB_HEIGHT_HVGA 320 |
| 62 | |
| 63 | #define MIPI_HSYNC_PULSE_WIDTH_HVGA 5 |
| 64 | #define MIPI_HSYNC_BACK_PORCH_DCLK_HVGA 21 |
| 65 | #define MIPI_HSYNC_FRONT_PORCH_DCLK_HVGA 15 |
| 66 | |
| 67 | #define MIPI_VSYNC_PULSE_WIDTH_HVGA 50 |
| 68 | #define MIPI_VSYNC_BACK_PORCH_LINES_HVGA 50 |
| 69 | #define MIPI_VSYNC_FRONT_PORCH_LINES_HVGA 101 |
| 70 | |
Aparna Mallavarapu | f712f5e | 2011-08-04 21:11:00 +0530 | [diff] [blame] | 71 | #define MIPI_FB_ADDR 0x20000000 |
| 72 | |
| 73 | extern int mipi_dsi_phy_init(struct mipi_dsi_panel_config *); |
| 74 | extern void config_renesas_dsi_video_mode(void); |
Shashank Mittal | 246f8d0 | 2011-01-21 17:12:27 -0800 | [diff] [blame] | 75 | #endif |