blob: a4e38202d4aad9d877698a187660266f731d5bdf [file] [log] [blame]
Matthew Qine8b71a42015-06-26 17:12:32 +08001/* Copyright (c) 2015, The Linux Foundation. All rights reserved.
2 *
3 * Redistribution and use in source and binary forms, with or without
4 * modification, are permitted provided that the following conditions are
5 * met:
6 * * Redistributions of source code must retain the above copyright
7 * notice, this list of conditions and the following disclaimer.
8 * * Redistributions in binary form must reproduce the above
9 * copyright notice, this list of conditions and the following
10 * disclaimer in the documentation and/or other materials provided
11 * with the distribution.
12 * * Neither the name of The Linux Foundation nor the names of its
13 * contributors may be used to endorse or promote products derived
14 * from this software without specific prior written permission.
15 *
16 * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
17 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
18 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT
19 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
20 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
21 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
22 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
23 * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
24 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
25 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
26 * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29#include <spmi.h>
30#include <platform/iomap.h>
31#include <pm_vib.h>
Wufeng Jiang1ce072f2015-08-06 19:07:09 +080032#include <target.h>
33#include <vibrator.h>
Matthew Qine8b71a42015-06-26 17:12:32 +080034
c_wufeng78f7a5f2015-09-21 13:02:06 +080035#define HAPTIC_BASE (PMI_SECOND_SLAVE_ADDR_BASE+ 0xC000)
Matthew Qine8b71a42015-06-26 17:12:32 +080036#define QPNP_HAP_EN_CTL_REG (HAPTIC_BASE + 0x46)
37#define QPNP_HAP_EN_CTL2_REG (HAPTIC_BASE + 0x48)
38#define QPNP_HAP_ACT_TYPE_REG (HAPTIC_BASE + 0x4C)
39#define QPNP_HAP_WAV_SHAPE_REG (HAPTIC_BASE + 0x4D)
40#define QPNP_HAP_PLAY_MODE_REG (HAPTIC_BASE + 0x4E)
41#define QPNP_HAP_LRA_AUTO_RES_REG (HAPTIC_BASE + 0x4F)
42#define QPNP_HAP_VMAX_REG (HAPTIC_BASE + 0x51)
43#define QPNP_HAP_ILIM_REG (HAPTIC_BASE + 0x52)
44#define QPNP_HAP_SC_DEB_REG (HAPTIC_BASE + 0x53)
45#define QPNP_HAP_RATE_CFG1_REG (HAPTIC_BASE + 0x54)
46#define QPNP_HAP_RATE_CFG2_REG (HAPTIC_BASE + 0x55)
47#define QPNP_HAP_INT_PWM_REG (HAPTIC_BASE + 0x56)
48#define QPNP_HAP_PWM_CAP_REG (HAPTIC_BASE + 0x58)
49#define QPNP_HAP_BRAKE_REG (HAPTIC_BASE + 0x5C)
50#define QPNP_HAP_PLAY_REG (HAPTIC_BASE + 0x70)
51
52#define QPNP_HAP_ACT_TYPE_MASK 0x01
53#define QPNP_HAP_PLAY_MODE_MASK 0x3F
54#define QPNP_HAP_DIRECT 0x0
55#define QPNP_HAP_VMAX_MASK 0x3F
56#define QPNP_HAP_VMAX 0x22
57#define QPNP_HAP_ILIM_MASK 0x01
58#define QPNP_HAP_ILIM 0x01
59#define QPNP_HAP_SC_DEB_MASK 0x07
60#define QPNP_HAP_SC_DEB_8CLK 0x01
61#define QPNP_HAP_INT_PWM_MASK 0x03
62#define QPNP_HAP_INT_PWM_505KHZ 0x01
63#define QPNP_HAP_WAV_SHAPE_MASK 0x01
64#define QPNP_HAP_WAV_SHAPE_SQUARE 0x01
65#define QPNP_HAP_PWM_CAP_MASK 0x03
66#define QPNP_HAP_PWM_CAP_13PF 0x01
67#define QPNP_HAP_RATE_CFG1_MASK 0xFF
Matthew Qine8b71a42015-06-26 17:12:32 +080068#define QPNP_HAP_RATE_CFG2_MASK 0x0F
Matthew Qine8b71a42015-06-26 17:12:32 +080069#define QPNP_HAP_EN_BRAKE_EN_MASK 0x01
70#define QPNP_HAP_EN_BRAKING_EN 0x01
71#define QPNP_HAP_BRAKE_VMAX_MASK 0xFF
72#define QPNP_HAP_BRAKE_VMAX 0xF
73#define QPNP_HAP_ERM 0x1
Wufeng Jiang1ce072f2015-08-06 19:07:09 +080074#define QPNP_HAP_LRA 0x0
Matthew Qine8b71a42015-06-26 17:12:32 +080075#define QPNP_HAP_PLAY_MASK 0x80
76#define QPNP_HAP_PLAY_EN 0x80
77#define QPNP_HAP_MASK 0x80
78#define QPNP_HAP_EN 0x80
79#define QPNP_HAP_PLAY_DIS 0x00
80#define QPNP_HAP_DIS 0x00
81#define QPNP_HAP_BRAKE_MASK 0xFE
82#define QPNP_HAP_LRA_AUTO_DISABLE 0x00
83#define QPNP_HAP_LRA_AUTO_MASK 0x70
84
85/* Turn on vibrator */
86void pm_vib_turn_on(void)
87{
Parth Dixit7f683712015-12-23 15:59:16 +053088 struct qpnp_hap vib_config = {0};
89
Parth Dixit550ddf32016-11-28 17:00:29 +053090 if(!target_is_pmi_enabled())
91 return;
92
Parth Dixit7f683712015-12-23 15:59:16 +053093 get_vibration_type(&vib_config);
Matthew Qine8b71a42015-06-26 17:12:32 +080094 /* Configure the ACTUATOR TYPE register as ERM*/
95 pmic_spmi_reg_mask_write(QPNP_HAP_ACT_TYPE_REG,
Wufeng Jiang1ce072f2015-08-06 19:07:09 +080096 QPNP_HAP_ACT_TYPE_MASK,
Parth Dixit7f683712015-12-23 15:59:16 +053097 VIB_ERM_TYPE == vib_config.vib_type ? QPNP_HAP_ERM
Wufeng Jiang1ce072f2015-08-06 19:07:09 +080098 : QPNP_HAP_LRA);
Matthew Qine8b71a42015-06-26 17:12:32 +080099
100 /* Disable auto resonance for ERM */
101 pmic_spmi_reg_mask_write(QPNP_HAP_LRA_AUTO_RES_REG,
Wufeng Jiang1ce072f2015-08-06 19:07:09 +0800102 QPNP_HAP_LRA_AUTO_MASK,
103 QPNP_HAP_LRA_AUTO_DISABLE);
Matthew Qine8b71a42015-06-26 17:12:32 +0800104
105 /* Configure the PLAY MODE register as direct*/
106 pmic_spmi_reg_mask_write(QPNP_HAP_PLAY_MODE_REG,
Wufeng Jiang1ce072f2015-08-06 19:07:09 +0800107 QPNP_HAP_PLAY_MODE_MASK,
108 QPNP_HAP_DIRECT);
Matthew Qine8b71a42015-06-26 17:12:32 +0800109
110 /* Configure the VMAX register */
111 pmic_spmi_reg_mask_write(QPNP_HAP_VMAX_REG,
112 QPNP_HAP_VMAX_MASK, QPNP_HAP_VMAX);
113
114 /* Sets current limit to 800mA*/
115 pmic_spmi_reg_mask_write(QPNP_HAP_ILIM_REG,
116 QPNP_HAP_ILIM_MASK, QPNP_HAP_ILIM);
117
118 /* Configure the short circuit debounce register as DEB_8CLK*/
119 pmic_spmi_reg_mask_write(QPNP_HAP_SC_DEB_REG,
120 QPNP_HAP_SC_DEB_MASK, QPNP_HAP_SC_DEB_8CLK);
121
122 /* Configure the INTERNAL_PWM register as 505KHZ and 13PF*/
123 pmic_spmi_reg_mask_write(QPNP_HAP_INT_PWM_REG,
124 QPNP_HAP_INT_PWM_MASK, QPNP_HAP_INT_PWM_505KHZ);
125 pmic_spmi_reg_mask_write(QPNP_HAP_PWM_CAP_REG,
126 QPNP_HAP_PWM_CAP_MASK, QPNP_HAP_PWM_CAP_13PF);
127
128 /* Configure the WAVE SHAPE register as SQUARE*/
129 pmic_spmi_reg_mask_write(QPNP_HAP_WAV_SHAPE_REG,
130 QPNP_HAP_WAV_SHAPE_MASK, QPNP_HAP_WAV_SHAPE_SQUARE);
131
132 /* Configure RATE_CFG1 and RATE_CFG2 registers for haptic rate. */
133 pmic_spmi_reg_mask_write(QPNP_HAP_RATE_CFG1_REG,
Parth Dixit7f683712015-12-23 15:59:16 +0530134 QPNP_HAP_RATE_CFG1_MASK, vib_config.hap_rate_cfg1);
Matthew Qine8b71a42015-06-26 17:12:32 +0800135 pmic_spmi_reg_mask_write(QPNP_HAP_RATE_CFG2_REG,
Parth Dixit7f683712015-12-23 15:59:16 +0530136 QPNP_HAP_RATE_CFG2_MASK, vib_config.hap_rate_cfg2);
Matthew Qine8b71a42015-06-26 17:12:32 +0800137
138 /* Configure BRAKE register, PATTERN1 & PATTERN2 as VMAX. */
139 pmic_spmi_reg_mask_write(QPNP_HAP_EN_CTL2_REG,
140 QPNP_HAP_EN_BRAKE_EN_MASK, QPNP_HAP_EN_BRAKING_EN);
141 pmic_spmi_reg_mask_write(QPNP_HAP_BRAKE_REG,
142 QPNP_HAP_BRAKE_VMAX_MASK, QPNP_HAP_BRAKE_VMAX);
143
144 /* Enable control register */
145 pmic_spmi_reg_mask_write(QPNP_HAP_EN_CTL_REG,
146 QPNP_HAP_PLAY_MASK, QPNP_HAP_PLAY_EN);
147
148 /* Enable play register */
149 pmic_spmi_reg_mask_write(QPNP_HAP_PLAY_REG, QPNP_HAP_MASK, QPNP_HAP_EN);
150}
151
152/* Turn off vibrator */
153void pm_vib_turn_off(void)
154{
Parth Dixit550ddf32016-11-28 17:00:29 +0530155 if(!target_is_pmi_enabled())
156 return;
157
Matthew Qine8b71a42015-06-26 17:12:32 +0800158 /* Disable control register */
159 pmic_spmi_reg_mask_write(QPNP_HAP_EN_CTL_REG,
160 QPNP_HAP_PLAY_MASK, QPNP_HAP_PLAY_DIS);
161
162 /* Disable play register */
163 pmic_spmi_reg_mask_write(QPNP_HAP_PLAY_REG, QPNP_HAP_MASK, QPNP_HAP_DIS);
164}