include/asm-powerpc/pci-bridge.h - kernel/msm-4.19 - Gitiles

 #ifndef _ASM_POWERPC_PCI_BRIDGE_H
 #define _ASM_POWERPC_PCI_BRIDGE_H
 #ifdef __KERNEL__
 /*
  * This program is free software; you can redistribute it and/or
  * modify it under the terms of the GNU General Public License
  * as published by the Free Software Foundation; either version
  * 2 of the License, or (at your option) any later version.
  */
 #include <linux/pci.h>
 #include <linux/list.h>
 #include <linux/ioport.h>

 struct device_node;

 extern unsigned int ppc_pci_flags;
 enum {
 	/* Force re-assigning all resources (ignore firmware
 	 * setup completely)
 	 */
 	PPC_PCI_REASSIGN_ALL_RSRC	= 0x00000001,

 	/* Re-assign all bus numbers */
 	PPC_PCI_REASSIGN_ALL_BUS	= 0x00000002,

 	/* Do not try to assign, just use existing setup */
 	PPC_PCI_PROBE_ONLY		= 0x00000004,

 	/* Don't bother with ISA alignment unless the bridge has
 	 * ISA forwarding enabled
 	 */
 	PPC_PCI_CAN_SKIP_ISA_ALIGN	= 0x00000008,

 	/* Enable domain numbers in /proc */
 	PPC_PCI_ENABLE_PROC_DOMAINS	= 0x00000010,
 	/* ... except for domain 0 */
 	PPC_PCI_COMPAT_DOMAIN_0		= 0x00000020,
 };


 /*
  * Structure of a PCI controller (host bridge)
  */
 struct pci_controller {
 	struct pci_bus *bus;
 	char is_dynamic;
 #ifdef CONFIG_PPC64
 	int node;
 #endif
 	struct device_node *dn;
 	struct list_head list_node;
 	struct device *parent;

 	int first_busno;
 	int last_busno;
 #ifndef CONFIG_PPC64
 	int self_busno;
 #endif

 	void __iomem *io_base_virt;
 #ifdef CONFIG_PPC64
 	void *io_base_alloc;
 #endif
 	resource_size_t io_base_phys;
 #ifndef CONFIG_PPC64
 	resource_size_t pci_io_size;
 #endif

 	/* Some machines (PReP) have a non 1:1 mapping of
 	 * the PCI memory space in the CPU bus space
 	 */
 	resource_size_t pci_mem_offset;
 #ifdef CONFIG_PPC64
 	unsigned long pci_io_size;
 #endif

 	struct pci_ops *ops;
 	unsigned int __iomem *cfg_addr;
 	void __iomem *cfg_data;

 #ifndef CONFIG_PPC64
 	/*
 	 * Used for variants of PCI indirect handling and possible quirks:
 	 *  SET_CFG_TYPE - used on 4xx or any PHB that does explicit type0/1
 	 *  EXT_REG - provides access to PCI-e extended registers
 	 *  SURPRESS_PRIMARY_BUS - we surpress the setting of PCI_PRIMARY_BUS
 	 *   on Freescale PCI-e controllers since they used the PCI_PRIMARY_BUS
 	 *   to determine which bus number to match on when generating type0
 	 *   config cycles
 	 *  NO_PCIE_LINK - the Freescale PCI-e controllers have issues with
 	 *   hanging if we don't have link and try to do config cycles to
 	 *   anything but the PHB.  Only allow talking to the PHB if this is
 	 *   set.
 	 *  BIG_ENDIAN - cfg_addr is a big endian register
 	 *  BROKEN_MRM - the 440EPx/GRx chips have an errata that causes hangs on
 	 *   the PLB4.  Effectively disable MRM commands by setting this.
 	 */
 #define PPC_INDIRECT_TYPE_SET_CFG_TYPE		0x00000001
 #define PPC_INDIRECT_TYPE_EXT_REG		0x00000002
 #define PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS	0x00000004
 #define PPC_INDIRECT_TYPE_NO_PCIE_LINK		0x00000008
 #define PPC_INDIRECT_TYPE_BIG_ENDIAN		0x00000010
 #define PPC_INDIRECT_TYPE_BROKEN_MRM		0x00000020
 	u32 indirect_type;
 #endif	/* !CONFIG_PPC64 */
 	/* Currently, we limit ourselves to 1 IO range and 3 mem
 	 * ranges since the common pci_bus structure can't handle more
 	 */
 	struct resource	io_resource;
 	struct resource mem_resources[3];
 	int global_number;		/* PCI domain number */
 #ifdef CONFIG_PPC64
 	unsigned long buid;
 	unsigned long dma_window_base_cur;
 	unsigned long dma_window_size;

 	void *private_data;
 #endif	/* CONFIG_PPC64 */
 };

 #ifndef CONFIG_PPC64

 static inline struct pci_controller *pci_bus_to_host(const struct pci_bus *bus)
 {
 	return bus->sysdata;
 }

 static inline int isa_vaddr_is_ioport(void __iomem *address)
 {
 	/* No specific ISA handling on ppc32 at this stage, it
 	 * all goes through PCI
 	 */
 	return 0;
 }

 /* These are used for config access before all the PCI probing
    has been done. */
 extern int early_read_config_byte(struct pci_controller *hose, int bus,
 			int dev_fn, int where, u8 *val);
 extern int early_read_config_word(struct pci_controller *hose, int bus,
 			int dev_fn, int where, u16 *val);
 extern int early_read_config_dword(struct pci_controller *hose, int bus,
 			int dev_fn, int where, u32 *val);
 extern int early_write_config_byte(struct pci_controller *hose, int bus,
 			int dev_fn, int where, u8 val);
 extern int early_write_config_word(struct pci_controller *hose, int bus,
 			int dev_fn, int where, u16 val);
 extern int early_write_config_dword(struct pci_controller *hose, int bus,
 			int dev_fn, int where, u32 val);

 extern int early_find_capability(struct pci_controller *hose, int bus,
 				 int dev_fn, int cap);

 extern void setup_indirect_pci(struct pci_controller* hose,
 			       resource_size_t cfg_addr,
 			       resource_size_t cfg_data, u32 flags);
 extern void setup_grackle(struct pci_controller *hose);
 #else	/* CONFIG_PPC64 */

 /*
  * PCI stuff, for nodes representing PCI devices, pointed to
  * by device_node->data.
  */
 struct iommu_table;

 struct pci_dn {
 	int	busno;			/* pci bus number */
 	int	devfn;			/* pci device and function number */

 	struct  pci_controller *phb;	/* for pci devices */
 	struct	iommu_table *iommu_table;	/* for phb's or bridges */
 	struct	device_node *node;	/* back-pointer to the device_node */

 	int	pci_ext_config_space;	/* for pci devices */

 #ifdef CONFIG_EEH
 	struct	pci_dev *pcidev;	/* back-pointer to the pci device */
 	int	class_code;		/* pci device class */
 	int	eeh_mode;		/* See eeh.h for possible EEH_MODEs */
 	int	eeh_config_addr;
 	int	eeh_pe_config_addr; /* new-style partition endpoint address */
 	int	eeh_check_count;	/* # times driver ignored error */
 	int	eeh_freeze_count;	/* # times this device froze up. */
 	int	eeh_false_positives;	/* # times this device reported #ff's */
 	u32	config_space[16];	/* saved PCI config space */
 #endif
 };

 /* Get the pointer to a device_node's pci_dn */
 #define PCI_DN(dn)	((struct pci_dn *) (dn)->data)

 extern struct device_node *fetch_dev_dn(struct pci_dev *dev);

 /* Get a device_node from a pci_dev.  This code must be fast except
  * in the case where the sysdata is incorrect and needs to be fixed
  * up (this will only happen once).
  * In this case the sysdata will have been inherited from a PCI host
  * bridge or a PCI-PCI bridge further up the tree, so it will point
  * to a valid struct pci_dn, just not the one we want.
  */
 static inline struct device_node *pci_device_to_OF_node(struct pci_dev *dev)
 {
 	struct device_node *dn = dev->sysdata;
 	struct pci_dn *pdn = dn->data;

 	if (pdn && pdn->devfn == dev->devfn && pdn->busno == dev->bus->number)
 		return dn;	/* fast path.  sysdata is good */
 	return fetch_dev_dn(dev);
 }

 static inline int pci_device_from_OF_node(struct device_node *np,
 					  u8 *bus, u8 *devfn)
 {
 	if (!PCI_DN(np))
 		return -ENODEV;
 	*bus = PCI_DN(np)->busno;
 	*devfn = PCI_DN(np)->devfn;
 	return 0;
 }

 static inline struct device_node *pci_bus_to_OF_node(struct pci_bus *bus)
 {
 	if (bus->self)
 		return pci_device_to_OF_node(bus->self);
 	else
 		return bus->sysdata; /* Must be root bus (PHB) */
 }

 /** Find the bus corresponding to the indicated device node */
 extern struct pci_bus *pcibios_find_pci_bus(struct device_node *dn);

 /** Remove all of the PCI devices under this bus */
 extern void pcibios_remove_pci_devices(struct pci_bus *bus);

 /** Discover new pci devices under this bus, and add them */
 extern void pcibios_add_pci_devices(struct pci_bus *bus);
 extern void pcibios_fixup_new_pci_devices(struct pci_bus *bus);

 extern int pcibios_remove_root_bus(struct pci_controller *phb);

 static inline struct pci_controller *pci_bus_to_host(const struct pci_bus *bus)
 {
 	struct device_node *busdn = bus->sysdata;

 	BUG_ON(busdn == NULL);
 	return PCI_DN(busdn)->phb;
 }


 extern void isa_bridge_find_early(struct pci_controller *hose);

 static inline int isa_vaddr_is_ioport(void __iomem *address)
 {
 	/* Check if address hits the reserved legacy IO range */
 	unsigned long ea = (unsigned long)address;
 	return ea >= ISA_IO_BASE && ea < ISA_IO_END;
 }

 extern int pcibios_unmap_io_space(struct pci_bus *bus);
 extern int pcibios_map_io_space(struct pci_bus *bus);

 /* Return values for ppc_md.pci_probe_mode function */
 #define PCI_PROBE_NONE		-1	/* Don't look at this bus at all */
 #define PCI_PROBE_NORMAL	0	/* Do normal PCI probing */
 #define PCI_PROBE_DEVTREE	1	/* Instantiate from device tree */

 #ifdef CONFIG_NUMA
 #define PHB_SET_NODE(PHB, NODE)		((PHB)->node = (NODE))
 #else
 #define PHB_SET_NODE(PHB, NODE)		((PHB)->node = -1)
 #endif

 #endif	/* CONFIG_PPC64 */

 /* Get the PCI host controller for an OF device */
 extern struct pci_controller *pci_find_hose_for_OF_device(
 			struct device_node* node);

 /* Fill up host controller resources from the OF node */
 extern void pci_process_bridge_OF_ranges(struct pci_controller *hose,
 			struct device_node *dev, int primary);

 /* Allocate & free a PCI host bridge structure */
 extern struct pci_controller *pcibios_alloc_controller(struct device_node *dev);
 extern void pcibios_free_controller(struct pci_controller *phb);

 #ifdef CONFIG_PCI
 extern unsigned long pci_address_to_pio(phys_addr_t address);
 extern int pcibios_vaddr_is_ioport(void __iomem *address);
 #else
 static inline unsigned long pci_address_to_pio(phys_addr_t address)
 {
 	return (unsigned long)-1;
 }
 static inline int pcibios_vaddr_is_ioport(void __iomem *address)
 {
 	return 0;
 }
 #endif	/* CONFIG_PCI */

 #endif	/* __KERNEL__ */
 #endif	/* _ASM_POWERPC_PCI_BRIDGE_H */
	#ifndef _ASM_POWERPC_PCI_BRIDGE_H
	#define _ASM_POWERPC_PCI_BRIDGE_H
	#ifdef __KERNEL__
	/*
	* This program is free software; you can redistribute it and/or
	* modify it under the terms of the GNU General Public License
	* as published by the Free Software Foundation; either version
	* 2 of the License, or (at your option) any later version.
	*/
	#include <linux/pci.h>
	#include <linux/list.h>
	#include <linux/ioport.h>

	struct device_node;

	extern unsigned int ppc_pci_flags;
	enum {
	/* Force re-assigning all resources (ignore firmware
	* setup completely)
	*/
	PPC_PCI_REASSIGN_ALL_RSRC = 0x00000001,

	/* Re-assign all bus numbers */
	PPC_PCI_REASSIGN_ALL_BUS = 0x00000002,

	/* Do not try to assign, just use existing setup */
	PPC_PCI_PROBE_ONLY = 0x00000004,

	/* Don't bother with ISA alignment unless the bridge has
	* ISA forwarding enabled
	*/
	PPC_PCI_CAN_SKIP_ISA_ALIGN = 0x00000008,

	/* Enable domain numbers in /proc */
	PPC_PCI_ENABLE_PROC_DOMAINS = 0x00000010,
	/* ... except for domain 0 */
	PPC_PCI_COMPAT_DOMAIN_0 = 0x00000020,
	};


	/*
	* Structure of a PCI controller (host bridge)
	*/
	struct pci_controller {
	struct pci_bus *bus;
	char is_dynamic;
	#ifdef CONFIG_PPC64
	int node;
	#endif
	struct device_node *dn;
	struct list_head list_node;
	struct device *parent;

	int first_busno;
	int last_busno;
	#ifndef CONFIG_PPC64
	int self_busno;
	#endif

	void __iomem *io_base_virt;
	#ifdef CONFIG_PPC64
	void *io_base_alloc;
	#endif
	resource_size_t io_base_phys;
	#ifndef CONFIG_PPC64
	resource_size_t pci_io_size;
	#endif

	/* Some machines (PReP) have a non 1:1 mapping of
	* the PCI memory space in the CPU bus space
	*/
	resource_size_t pci_mem_offset;
	#ifdef CONFIG_PPC64
	unsigned long pci_io_size;
	#endif

	struct pci_ops *ops;
	unsigned int __iomem *cfg_addr;
	void __iomem *cfg_data;

	#ifndef CONFIG_PPC64
	/*
	* Used for variants of PCI indirect handling and possible quirks:
	* SET_CFG_TYPE - used on 4xx or any PHB that does explicit type0/1
	* EXT_REG - provides access to PCI-e extended registers
	* SURPRESS_PRIMARY_BUS - we surpress the setting of PCI_PRIMARY_BUS
	* on Freescale PCI-e controllers since they used the PCI_PRIMARY_BUS
	* to determine which bus number to match on when generating type0
	* config cycles
	* NO_PCIE_LINK - the Freescale PCI-e controllers have issues with
	* hanging if we don't have link and try to do config cycles to
	* anything but the PHB. Only allow talking to the PHB if this is
	* set.
	* BIG_ENDIAN - cfg_addr is a big endian register
	* BROKEN_MRM - the 440EPx/GRx chips have an errata that causes hangs on
	* the PLB4. Effectively disable MRM commands by setting this.
	*/
	#define PPC_INDIRECT_TYPE_SET_CFG_TYPE 0x00000001
	#define PPC_INDIRECT_TYPE_EXT_REG 0x00000002
	#define PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS 0x00000004
	#define PPC_INDIRECT_TYPE_NO_PCIE_LINK 0x00000008
	#define PPC_INDIRECT_TYPE_BIG_ENDIAN 0x00000010
	#define PPC_INDIRECT_TYPE_BROKEN_MRM 0x00000020
	u32 indirect_type;
	#endif /* !CONFIG_PPC64 */
	/* Currently, we limit ourselves to 1 IO range and 3 mem
	* ranges since the common pci_bus structure can't handle more
	*/
	struct resource io_resource;
	struct resource mem_resources[3];
	int global_number; /* PCI domain number */
	#ifdef CONFIG_PPC64
	unsigned long buid;
	unsigned long dma_window_base_cur;
	unsigned long dma_window_size;

	void *private_data;
	#endif /* CONFIG_PPC64 */
	};

	#ifndef CONFIG_PPC64

	static inline struct pci_controller pci_bus_to_host(const struct pci_bus bus)
	{
	return bus->sysdata;
	}

	static inline int isa_vaddr_is_ioport(void __iomem *address)
	{
	/* No specific ISA handling on ppc32 at this stage, it
	* all goes through PCI
	*/
	return 0;
	}

	/* These are used for config access before all the PCI probing
	has been done. */
	extern int early_read_config_byte(struct pci_controller *hose, int bus,
	int dev_fn, int where, u8 *val);
	extern int early_read_config_word(struct pci_controller *hose, int bus,
	int dev_fn, int where, u16 *val);
	extern int early_read_config_dword(struct pci_controller *hose, int bus,
	int dev_fn, int where, u32 *val);
	extern int early_write_config_byte(struct pci_controller *hose, int bus,
	int dev_fn, int where, u8 val);
	extern int early_write_config_word(struct pci_controller *hose, int bus,
	int dev_fn, int where, u16 val);
	extern int early_write_config_dword(struct pci_controller *hose, int bus,
	int dev_fn, int where, u32 val);

	extern int early_find_capability(struct pci_controller *hose, int bus,
	int dev_fn, int cap);

	extern void setup_indirect_pci(struct pci_controller* hose,
	resource_size_t cfg_addr,
	resource_size_t cfg_data, u32 flags);
	extern void setup_grackle(struct pci_controller *hose);
	#else /* CONFIG_PPC64 */

	/*
	* PCI stuff, for nodes representing PCI devices, pointed to
	* by device_node->data.
	*/
	struct iommu_table;

	struct pci_dn {
	int busno; /* pci bus number */
	int devfn; /* pci device and function number */

	struct pci_controller phb; / for pci devices */
	struct iommu_table iommu_table; / for phb's or bridges */
	struct device_node node; / back-pointer to the device_node */

	int pci_ext_config_space; /* for pci devices */

	#ifdef CONFIG_EEH
	struct pci_dev pcidev; / back-pointer to the pci device */
	int class_code; /* pci device class */
	int eeh_mode; /* See eeh.h for possible EEH_MODEs */
	int eeh_config_addr;
	int eeh_pe_config_addr; /* new-style partition endpoint address */
	int eeh_check_count; /* # times driver ignored error */
	int eeh_freeze_count; /* # times this device froze up. */
	int eeh_false_positives; /* # times this device reported #ff's */
	u32 config_space[16]; /* saved PCI config space */
	#endif
	};

	/* Get the pointer to a device_node's pci_dn */
	#define PCI_DN(dn) ((struct pci_dn *) (dn)->data)

	extern struct device_node fetch_dev_dn(struct pci_dev dev);

	/* Get a device_node from a pci_dev. This code must be fast except
	* in the case where the sysdata is incorrect and needs to be fixed
	* up (this will only happen once).
	* In this case the sysdata will have been inherited from a PCI host
	* bridge or a PCI-PCI bridge further up the tree, so it will point
	* to a valid struct pci_dn, just not the one we want.
	*/
	static inline struct device_node pci_device_to_OF_node(struct pci_dev dev)
	{
	struct device_node *dn = dev->sysdata;
	struct pci_dn *pdn = dn->data;

	if (pdn && pdn->devfn == dev->devfn && pdn->busno == dev->bus->number)
	return dn; /* fast path. sysdata is good */
	return fetch_dev_dn(dev);
	}

	static inline int pci_device_from_OF_node(struct device_node *np,
	u8 bus, u8 devfn)
	{
	if (!PCI_DN(np))
	return -ENODEV;
	*bus = PCI_DN(np)->busno;
	*devfn = PCI_DN(np)->devfn;
	return 0;
	}

	static inline struct device_node pci_bus_to_OF_node(struct pci_bus bus)
	{
	if (bus->self)
	return pci_device_to_OF_node(bus->self);
	else
	return bus->sysdata; /* Must be root bus (PHB) */
	}

	/** Find the bus corresponding to the indicated device node */
	extern struct pci_bus pcibios_find_pci_bus(struct device_node dn);

	/** Remove all of the PCI devices under this bus */
	extern void pcibios_remove_pci_devices(struct pci_bus *bus);

	/** Discover new pci devices under this bus, and add them */
	extern void pcibios_add_pci_devices(struct pci_bus *bus);
	extern void pcibios_fixup_new_pci_devices(struct pci_bus *bus);

	extern int pcibios_remove_root_bus(struct pci_controller *phb);

	static inline struct pci_controller pci_bus_to_host(const struct pci_bus bus)
	{
	struct device_node *busdn = bus->sysdata;

	BUG_ON(busdn == NULL);
	return PCI_DN(busdn)->phb;
	}


	extern void isa_bridge_find_early(struct pci_controller *hose);

	static inline int isa_vaddr_is_ioport(void __iomem *address)
	{
	/* Check if address hits the reserved legacy IO range */
	unsigned long ea = (unsigned long)address;
	return ea >= ISA_IO_BASE && ea < ISA_IO_END;
	}

	extern int pcibios_unmap_io_space(struct pci_bus *bus);
	extern int pcibios_map_io_space(struct pci_bus *bus);

	/* Return values for ppc_md.pci_probe_mode function */
	#define PCI_PROBE_NONE -1 /* Don't look at this bus at all */
	#define PCI_PROBE_NORMAL 0 /* Do normal PCI probing */
	#define PCI_PROBE_DEVTREE 1 /* Instantiate from device tree */

	#ifdef CONFIG_NUMA
	#define PHB_SET_NODE(PHB, NODE) ((PHB)->node = (NODE))
	#else
	#define PHB_SET_NODE(PHB, NODE) ((PHB)->node = -1)
	#endif

	#endif /* CONFIG_PPC64 */

	/* Get the PCI host controller for an OF device */
	extern struct pci_controller *pci_find_hose_for_OF_device(
	struct device_node* node);

	/* Fill up host controller resources from the OF node */
	extern void pci_process_bridge_OF_ranges(struct pci_controller *hose,
	struct device_node *dev, int primary);

	/* Allocate & free a PCI host bridge structure */
	extern struct pci_controller pcibios_alloc_controller(struct device_node dev);
	extern void pcibios_free_controller(struct pci_controller *phb);

	#ifdef CONFIG_PCI
	extern unsigned long pci_address_to_pio(phys_addr_t address);
	extern int pcibios_vaddr_is_ioport(void __iomem *address);
	#else
	static inline unsigned long pci_address_to_pio(phys_addr_t address)
	{
	return (unsigned long)-1;
	}
	static inline int pcibios_vaddr_is_ioport(void __iomem *address)
	{
	return 0;
	}
	#endif /* CONFIG_PCI */

	#endif /* __KERNEL__ */
	#endif /* _ASM_POWERPC_PCI_BRIDGE_H */