blob: 53aa7e92a7d77b7efc052466e8904efc110cc2eb [file] [log] [blame]
Magnus Dammd5ed4c22009-04-30 07:02:49 +00001/*
2 * SuperH Timer Support - MTU2
3 *
4 * Copyright (C) 2009 Magnus Damm
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
Magnus Dammd5ed4c22009-04-30 07:02:49 +000014 */
15
Magnus Dammd5ed4c22009-04-30 07:02:49 +000016#include <linux/clk.h>
Magnus Dammd5ed4c22009-04-30 07:02:49 +000017#include <linux/clockchips.h>
Laurent Pinchart346f5e72014-03-04 14:11:47 +010018#include <linux/delay.h>
19#include <linux/err.h>
20#include <linux/init.h>
21#include <linux/interrupt.h>
22#include <linux/io.h>
23#include <linux/ioport.h>
24#include <linux/irq.h>
Paul Gortmaker7deeab52011-07-03 13:36:22 -040025#include <linux/module.h>
Laurent Pinchartcca8d052014-03-04 18:28:26 +010026#include <linux/of.h>
Laurent Pinchart346f5e72014-03-04 14:11:47 +010027#include <linux/platform_device.h>
Rafael J. Wysocki57d13372012-03-13 22:40:14 +010028#include <linux/pm_domain.h>
Rafael J. Wysocki3cb6f102012-08-13 14:00:16 +020029#include <linux/pm_runtime.h>
Laurent Pinchart346f5e72014-03-04 14:11:47 +010030#include <linux/sh_timer.h>
31#include <linux/slab.h>
32#include <linux/spinlock.h>
Magnus Dammd5ed4c22009-04-30 07:02:49 +000033
Laurent Pinchart7dad72d2014-03-04 13:04:48 +010034struct sh_mtu2_device;
Laurent Pinchart42752cc2014-03-04 12:58:30 +010035
36struct sh_mtu2_channel {
Laurent Pinchart7dad72d2014-03-04 13:04:48 +010037 struct sh_mtu2_device *mtu;
Laurent Pinchartd2b93172014-03-04 14:17:26 +010038 unsigned int index;
Laurent Pinchartda90a1c2014-03-04 14:04:24 +010039
40 void __iomem *base;
Laurent Pinchartda90a1c2014-03-04 14:04:24 +010041
Laurent Pinchart42752cc2014-03-04 12:58:30 +010042 struct clock_event_device ced;
43};
44
Laurent Pinchart7dad72d2014-03-04 13:04:48 +010045struct sh_mtu2_device {
Laurent Pinchart42752cc2014-03-04 12:58:30 +010046 struct platform_device *pdev;
47
Magnus Dammd5ed4c22009-04-30 07:02:49 +000048 void __iomem *mapbase;
49 struct clk *clk;
Laurent Pinchart42752cc2014-03-04 12:58:30 +010050
Laurent Pinchart8b2463d2014-03-04 15:25:56 +010051 raw_spinlock_t lock; /* Protect the shared registers */
52
Laurent Pinchartc54ccb42014-03-04 14:23:00 +010053 struct sh_mtu2_channel *channels;
54 unsigned int num_channels;
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +010055
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +010056 bool has_clockevent;
Magnus Dammd5ed4c22009-04-30 07:02:49 +000057};
58
Magnus Dammd5ed4c22009-04-30 07:02:49 +000059#define TSTR -1 /* shared register */
60#define TCR 0 /* channel register */
61#define TMDR 1 /* channel register */
62#define TIOR 2 /* channel register */
63#define TIER 3 /* channel register */
64#define TSR 4 /* channel register */
65#define TCNT 5 /* channel register */
66#define TGR 6 /* channel register */
67
Laurent Pinchartf992c242014-03-04 15:16:25 +010068#define TCR_CCLR_NONE (0 << 5)
69#define TCR_CCLR_TGRA (1 << 5)
70#define TCR_CCLR_TGRB (2 << 5)
71#define TCR_CCLR_SYNC (3 << 5)
72#define TCR_CCLR_TGRC (5 << 5)
73#define TCR_CCLR_TGRD (6 << 5)
74#define TCR_CCLR_MASK (7 << 5)
75#define TCR_CKEG_RISING (0 << 3)
76#define TCR_CKEG_FALLING (1 << 3)
77#define TCR_CKEG_BOTH (2 << 3)
78#define TCR_CKEG_MASK (3 << 3)
79/* Values 4 to 7 are channel-dependent */
80#define TCR_TPSC_P1 (0 << 0)
81#define TCR_TPSC_P4 (1 << 0)
82#define TCR_TPSC_P16 (2 << 0)
83#define TCR_TPSC_P64 (3 << 0)
84#define TCR_TPSC_CH0_TCLKA (4 << 0)
85#define TCR_TPSC_CH0_TCLKB (5 << 0)
86#define TCR_TPSC_CH0_TCLKC (6 << 0)
87#define TCR_TPSC_CH0_TCLKD (7 << 0)
88#define TCR_TPSC_CH1_TCLKA (4 << 0)
89#define TCR_TPSC_CH1_TCLKB (5 << 0)
90#define TCR_TPSC_CH1_P256 (6 << 0)
91#define TCR_TPSC_CH1_TCNT2 (7 << 0)
92#define TCR_TPSC_CH2_TCLKA (4 << 0)
93#define TCR_TPSC_CH2_TCLKB (5 << 0)
94#define TCR_TPSC_CH2_TCLKC (6 << 0)
95#define TCR_TPSC_CH2_P1024 (7 << 0)
96#define TCR_TPSC_CH34_P256 (4 << 0)
97#define TCR_TPSC_CH34_P1024 (5 << 0)
98#define TCR_TPSC_CH34_TCLKA (6 << 0)
99#define TCR_TPSC_CH34_TCLKB (7 << 0)
100#define TCR_TPSC_MASK (7 << 0)
101
102#define TMDR_BFE (1 << 6)
103#define TMDR_BFB (1 << 5)
104#define TMDR_BFA (1 << 4)
105#define TMDR_MD_NORMAL (0 << 0)
106#define TMDR_MD_PWM_1 (2 << 0)
107#define TMDR_MD_PWM_2 (3 << 0)
108#define TMDR_MD_PHASE_1 (4 << 0)
109#define TMDR_MD_PHASE_2 (5 << 0)
110#define TMDR_MD_PHASE_3 (6 << 0)
111#define TMDR_MD_PHASE_4 (7 << 0)
112#define TMDR_MD_PWM_SYNC (8 << 0)
113#define TMDR_MD_PWM_COMP_CREST (13 << 0)
114#define TMDR_MD_PWM_COMP_TROUGH (14 << 0)
115#define TMDR_MD_PWM_COMP_BOTH (15 << 0)
116#define TMDR_MD_MASK (15 << 0)
117
118#define TIOC_IOCH(n) ((n) << 4)
119#define TIOC_IOCL(n) ((n) << 0)
120#define TIOR_OC_RETAIN (0 << 0)
121#define TIOR_OC_0_CLEAR (1 << 0)
122#define TIOR_OC_0_SET (2 << 0)
123#define TIOR_OC_0_TOGGLE (3 << 0)
124#define TIOR_OC_1_CLEAR (5 << 0)
125#define TIOR_OC_1_SET (6 << 0)
126#define TIOR_OC_1_TOGGLE (7 << 0)
127#define TIOR_IC_RISING (8 << 0)
128#define TIOR_IC_FALLING (9 << 0)
129#define TIOR_IC_BOTH (10 << 0)
130#define TIOR_IC_TCNT (12 << 0)
131#define TIOR_MASK (15 << 0)
132
133#define TIER_TTGE (1 << 7)
134#define TIER_TTGE2 (1 << 6)
135#define TIER_TCIEU (1 << 5)
136#define TIER_TCIEV (1 << 4)
137#define TIER_TGIED (1 << 3)
138#define TIER_TGIEC (1 << 2)
139#define TIER_TGIEB (1 << 1)
140#define TIER_TGIEA (1 << 0)
141
142#define TSR_TCFD (1 << 7)
143#define TSR_TCFU (1 << 5)
144#define TSR_TCFV (1 << 4)
145#define TSR_TGFD (1 << 3)
146#define TSR_TGFC (1 << 2)
147#define TSR_TGFB (1 << 1)
148#define TSR_TGFA (1 << 0)
149
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000150static unsigned long mtu2_reg_offs[] = {
151 [TCR] = 0,
152 [TMDR] = 1,
153 [TIOR] = 2,
154 [TIER] = 4,
155 [TSR] = 5,
156 [TCNT] = 6,
157 [TGR] = 8,
158};
159
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100160static inline unsigned long sh_mtu2_read(struct sh_mtu2_channel *ch, int reg_nr)
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000161{
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000162 unsigned long offs;
163
Laurent Pinchart1a5da0e2014-03-04 18:13:57 +0100164 if (reg_nr == TSTR)
165 return ioread8(ch->mtu->mapbase + 0x280);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000166
167 offs = mtu2_reg_offs[reg_nr];
168
169 if ((reg_nr == TCNT) || (reg_nr == TGR))
Laurent Pinchartda90a1c2014-03-04 14:04:24 +0100170 return ioread16(ch->base + offs);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000171 else
Laurent Pinchartda90a1c2014-03-04 14:04:24 +0100172 return ioread8(ch->base + offs);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000173}
174
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100175static inline void sh_mtu2_write(struct sh_mtu2_channel *ch, int reg_nr,
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000176 unsigned long value)
177{
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000178 unsigned long offs;
179
Laurent Pinchart1a5da0e2014-03-04 18:13:57 +0100180 if (reg_nr == TSTR)
181 return iowrite8(value, ch->mtu->mapbase + 0x280);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000182
183 offs = mtu2_reg_offs[reg_nr];
184
185 if ((reg_nr == TCNT) || (reg_nr == TGR))
Laurent Pinchartda90a1c2014-03-04 14:04:24 +0100186 iowrite16(value, ch->base + offs);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000187 else
Laurent Pinchartda90a1c2014-03-04 14:04:24 +0100188 iowrite8(value, ch->base + offs);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000189}
190
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100191static void sh_mtu2_start_stop_ch(struct sh_mtu2_channel *ch, int start)
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000192{
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000193 unsigned long flags, value;
194
195 /* start stop register shared by multiple timer channels */
Laurent Pinchart8b2463d2014-03-04 15:25:56 +0100196 raw_spin_lock_irqsave(&ch->mtu->lock, flags);
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100197 value = sh_mtu2_read(ch, TSTR);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000198
199 if (start)
Laurent Pinchartd2b93172014-03-04 14:17:26 +0100200 value |= 1 << ch->index;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000201 else
Laurent Pinchartd2b93172014-03-04 14:17:26 +0100202 value &= ~(1 << ch->index);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000203
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100204 sh_mtu2_write(ch, TSTR, value);
Laurent Pinchart8b2463d2014-03-04 15:25:56 +0100205 raw_spin_unlock_irqrestore(&ch->mtu->lock, flags);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000206}
207
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100208static int sh_mtu2_enable(struct sh_mtu2_channel *ch)
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000209{
Laurent Pinchartf92d62f52014-03-04 12:59:54 +0100210 unsigned long periodic;
211 unsigned long rate;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000212 int ret;
213
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100214 pm_runtime_get_sync(&ch->mtu->pdev->dev);
215 dev_pm_syscore_device(&ch->mtu->pdev->dev, true);
Rafael J. Wysocki3cb6f102012-08-13 14:00:16 +0200216
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000217 /* enable clock */
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100218 ret = clk_enable(ch->mtu->clk);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000219 if (ret) {
Laurent Pinchartd2b93172014-03-04 14:17:26 +0100220 dev_err(&ch->mtu->pdev->dev, "ch%u: cannot enable clock\n",
221 ch->index);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000222 return ret;
223 }
224
225 /* make sure channel is disabled */
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100226 sh_mtu2_start_stop_ch(ch, 0);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000227
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100228 rate = clk_get_rate(ch->mtu->clk) / 64;
Laurent Pinchartf92d62f52014-03-04 12:59:54 +0100229 periodic = (rate + HZ/2) / HZ;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000230
Laurent Pinchartf992c242014-03-04 15:16:25 +0100231 /*
232 * "Periodic Counter Operation"
233 * Clear on TGRA compare match, divide clock by 64.
234 */
235 sh_mtu2_write(ch, TCR, TCR_CCLR_TGRA | TCR_TPSC_P64);
236 sh_mtu2_write(ch, TIOR, TIOC_IOCH(TIOR_OC_0_CLEAR) |
237 TIOC_IOCL(TIOR_OC_0_CLEAR));
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100238 sh_mtu2_write(ch, TGR, periodic);
239 sh_mtu2_write(ch, TCNT, 0);
Laurent Pinchartf992c242014-03-04 15:16:25 +0100240 sh_mtu2_write(ch, TMDR, TMDR_MD_NORMAL);
241 sh_mtu2_write(ch, TIER, TIER_TGIEA);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000242
243 /* enable channel */
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100244 sh_mtu2_start_stop_ch(ch, 1);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000245
246 return 0;
247}
248
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100249static void sh_mtu2_disable(struct sh_mtu2_channel *ch)
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000250{
251 /* disable channel */
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100252 sh_mtu2_start_stop_ch(ch, 0);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000253
254 /* stop clock */
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100255 clk_disable(ch->mtu->clk);
Rafael J. Wysocki3cb6f102012-08-13 14:00:16 +0200256
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100257 dev_pm_syscore_device(&ch->mtu->pdev->dev, false);
258 pm_runtime_put(&ch->mtu->pdev->dev);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000259}
260
261static irqreturn_t sh_mtu2_interrupt(int irq, void *dev_id)
262{
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100263 struct sh_mtu2_channel *ch = dev_id;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000264
265 /* acknowledge interrupt */
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100266 sh_mtu2_read(ch, TSR);
Laurent Pinchartf992c242014-03-04 15:16:25 +0100267 sh_mtu2_write(ch, TSR, ~TSR_TGFA);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000268
269 /* notify clockevent layer */
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100270 ch->ced.event_handler(&ch->ced);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000271 return IRQ_HANDLED;
272}
273
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100274static struct sh_mtu2_channel *ced_to_sh_mtu2(struct clock_event_device *ced)
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000275{
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100276 return container_of(ced, struct sh_mtu2_channel, ced);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000277}
278
Viresh Kumar19a9ffb2015-06-18 16:24:35 +0530279static int sh_mtu2_clock_event_shutdown(struct clock_event_device *ced)
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000280{
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100281 struct sh_mtu2_channel *ch = ced_to_sh_mtu2(ced);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000282
Magnus Dammfe326c52015-10-28 10:43:23 +0900283 if (clockevent_state_periodic(ced))
284 sh_mtu2_disable(ch);
285
Viresh Kumar19a9ffb2015-06-18 16:24:35 +0530286 return 0;
287}
288
289static int sh_mtu2_clock_event_set_periodic(struct clock_event_device *ced)
290{
291 struct sh_mtu2_channel *ch = ced_to_sh_mtu2(ced);
292
293 if (clockevent_state_periodic(ced))
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100294 sh_mtu2_disable(ch);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000295
Viresh Kumar19a9ffb2015-06-18 16:24:35 +0530296 dev_info(&ch->mtu->pdev->dev, "ch%u: used for periodic clock events\n",
297 ch->index);
298 sh_mtu2_enable(ch);
299 return 0;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000300}
301
Rafael J. Wysockicc7ad452012-08-06 01:43:41 +0200302static void sh_mtu2_clock_event_suspend(struct clock_event_device *ced)
303{
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100304 pm_genpd_syscore_poweroff(&ced_to_sh_mtu2(ced)->mtu->pdev->dev);
Rafael J. Wysockicc7ad452012-08-06 01:43:41 +0200305}
306
307static void sh_mtu2_clock_event_resume(struct clock_event_device *ced)
308{
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100309 pm_genpd_syscore_poweron(&ced_to_sh_mtu2(ced)->mtu->pdev->dev);
Rafael J. Wysockicc7ad452012-08-06 01:43:41 +0200310}
311
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100312static void sh_mtu2_register_clockevent(struct sh_mtu2_channel *ch,
Laurent Pinchart207e21a2014-03-04 15:19:41 +0100313 const char *name)
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000314{
Laurent Pinchart42752cc2014-03-04 12:58:30 +0100315 struct clock_event_device *ced = &ch->ced;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000316
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000317 ced->name = name;
318 ced->features = CLOCK_EVT_FEAT_PERIODIC;
Laurent Pinchart207e21a2014-03-04 15:19:41 +0100319 ced->rating = 200;
Laurent Pinchart3cc95042014-03-04 15:22:19 +0100320 ced->cpumask = cpu_possible_mask;
Viresh Kumar19a9ffb2015-06-18 16:24:35 +0530321 ced->set_state_shutdown = sh_mtu2_clock_event_shutdown;
322 ced->set_state_periodic = sh_mtu2_clock_event_set_periodic;
Rafael J. Wysockicc7ad452012-08-06 01:43:41 +0200323 ced->suspend = sh_mtu2_clock_event_suspend;
324 ced->resume = sh_mtu2_clock_event_resume;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000325
Laurent Pinchartd2b93172014-03-04 14:17:26 +0100326 dev_info(&ch->mtu->pdev->dev, "ch%u: used for clock events\n",
327 ch->index);
Paul Mundtda64c2a2010-02-25 16:37:46 +0900328 clockevents_register_device(ced);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000329}
330
Laurent Pinchart1a5da0e2014-03-04 18:13:57 +0100331static int sh_mtu2_register(struct sh_mtu2_channel *ch, const char *name)
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000332{
Laurent Pinchart1a5da0e2014-03-04 18:13:57 +0100333 ch->mtu->has_clockevent = true;
334 sh_mtu2_register_clockevent(ch, name);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000335
336 return 0;
337}
338
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100339static int sh_mtu2_setup_channel(struct sh_mtu2_channel *ch, unsigned int index,
Laurent Pinchart2e1a53262014-03-04 13:11:23 +0100340 struct sh_mtu2_device *mtu)
341{
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100342 static const unsigned int channel_offsets[] = {
343 0x300, 0x380, 0x000,
344 };
Laurent Pinchart1a5da0e2014-03-04 18:13:57 +0100345 char name[6];
346 int irq;
347 int ret;
Laurent Pinchart2e1a53262014-03-04 13:11:23 +0100348
Laurent Pinchart2e1a53262014-03-04 13:11:23 +0100349 ch->mtu = mtu;
350
Laurent Pinchart1a5da0e2014-03-04 18:13:57 +0100351 sprintf(name, "tgi%ua", index);
352 irq = platform_get_irq_byname(mtu->pdev, name);
353 if (irq < 0) {
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100354 /* Skip channels with no declared interrupt. */
Laurent Pinchart1a5da0e2014-03-04 18:13:57 +0100355 return 0;
Laurent Pinchart2e1a53262014-03-04 13:11:23 +0100356 }
357
Laurent Pinchart1a5da0e2014-03-04 18:13:57 +0100358 ret = request_irq(irq, sh_mtu2_interrupt,
359 IRQF_TIMER | IRQF_IRQPOLL | IRQF_NOBALANCING,
360 dev_name(&ch->mtu->pdev->dev), ch);
361 if (ret) {
362 dev_err(&ch->mtu->pdev->dev, "ch%u: failed to request irq %d\n",
363 index, irq);
364 return ret;
365 }
366
367 ch->base = mtu->mapbase + channel_offsets[index];
368 ch->index = index;
369
370 return sh_mtu2_register(ch, dev_name(&mtu->pdev->dev));
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100371}
372
373static int sh_mtu2_map_memory(struct sh_mtu2_device *mtu)
374{
375 struct resource *res;
376
377 res = platform_get_resource(mtu->pdev, IORESOURCE_MEM, 0);
378 if (!res) {
379 dev_err(&mtu->pdev->dev, "failed to get I/O memory\n");
380 return -ENXIO;
381 }
382
383 mtu->mapbase = ioremap_nocache(res->start, resource_size(res));
384 if (mtu->mapbase == NULL)
385 return -ENXIO;
386
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100387 return 0;
388}
389
Laurent Pinchart7dad72d2014-03-04 13:04:48 +0100390static int sh_mtu2_setup(struct sh_mtu2_device *mtu,
391 struct platform_device *pdev)
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000392{
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100393 unsigned int i;
Laurent Pinchart276bee02014-02-17 11:27:49 +0100394 int ret;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000395
Laurent Pinchart7dad72d2014-03-04 13:04:48 +0100396 mtu->pdev = pdev;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000397
Laurent Pinchart8b2463d2014-03-04 15:25:56 +0100398 raw_spin_lock_init(&mtu->lock);
399
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100400 /* Get hold of clock. */
Laurent Pinchart1a5da0e2014-03-04 18:13:57 +0100401 mtu->clk = clk_get(&mtu->pdev->dev, "fck");
Laurent Pinchart7dad72d2014-03-04 13:04:48 +0100402 if (IS_ERR(mtu->clk)) {
403 dev_err(&mtu->pdev->dev, "cannot get clock\n");
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100404 return PTR_ERR(mtu->clk);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000405 }
406
Laurent Pinchart7dad72d2014-03-04 13:04:48 +0100407 ret = clk_prepare(mtu->clk);
Laurent Pincharta4a5fc32013-11-08 11:07:59 +0100408 if (ret < 0)
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100409 goto err_clk_put;
Laurent Pincharta4a5fc32013-11-08 11:07:59 +0100410
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100411 /* Map the memory resource. */
412 ret = sh_mtu2_map_memory(mtu);
413 if (ret < 0) {
414 dev_err(&mtu->pdev->dev, "failed to remap I/O memory\n");
415 goto err_clk_unprepare;
Laurent Pinchartc54ccb42014-03-04 14:23:00 +0100416 }
417
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100418 /* Allocate and setup the channels. */
Laurent Pinchart1a5da0e2014-03-04 18:13:57 +0100419 mtu->num_channels = 3;
Laurent Pinchartc54ccb42014-03-04 14:23:00 +0100420
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100421 mtu->channels = kzalloc(sizeof(*mtu->channels) * mtu->num_channels,
422 GFP_KERNEL);
423 if (mtu->channels == NULL) {
424 ret = -ENOMEM;
425 goto err_unmap;
426 }
Laurent Pinchartc54ccb42014-03-04 14:23:00 +0100427
Laurent Pinchart1a5da0e2014-03-04 18:13:57 +0100428 for (i = 0; i < mtu->num_channels; ++i) {
429 ret = sh_mtu2_setup_channel(&mtu->channels[i], i, mtu);
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100430 if (ret < 0)
431 goto err_unmap;
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100432 }
433
434 platform_set_drvdata(pdev, mtu);
Laurent Pincharta4a5fc32013-11-08 11:07:59 +0100435
Laurent Pinchartbd754932013-11-08 11:07:59 +0100436 return 0;
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100437
438err_unmap:
Laurent Pinchartc54ccb42014-03-04 14:23:00 +0100439 kfree(mtu->channels);
Laurent Pinchart1a5da0e2014-03-04 18:13:57 +0100440 iounmap(mtu->mapbase);
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100441err_clk_unprepare:
Laurent Pinchart7dad72d2014-03-04 13:04:48 +0100442 clk_unprepare(mtu->clk);
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100443err_clk_put:
Laurent Pinchart7dad72d2014-03-04 13:04:48 +0100444 clk_put(mtu->clk);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000445 return ret;
446}
447
Greg Kroah-Hartman18505142012-12-21 15:11:38 -0800448static int sh_mtu2_probe(struct platform_device *pdev)
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000449{
Laurent Pinchart7dad72d2014-03-04 13:04:48 +0100450 struct sh_mtu2_device *mtu = platform_get_drvdata(pdev);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000451 int ret;
452
Rafael J. Wysockicc7ad452012-08-06 01:43:41 +0200453 if (!is_early_platform_device(pdev)) {
Rafael J. Wysocki3cb6f102012-08-13 14:00:16 +0200454 pm_runtime_set_active(&pdev->dev);
455 pm_runtime_enable(&pdev->dev);
Rafael J. Wysockicc7ad452012-08-06 01:43:41 +0200456 }
Rafael J. Wysocki57d13372012-03-13 22:40:14 +0100457
Laurent Pinchart7dad72d2014-03-04 13:04:48 +0100458 if (mtu) {
Paul Mundt214a6072010-03-10 16:26:25 +0900459 dev_info(&pdev->dev, "kept as earlytimer\n");
Rafael J. Wysocki3cb6f102012-08-13 14:00:16 +0200460 goto out;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000461 }
462
Laurent Pinchart810c6512014-03-04 14:10:55 +0100463 mtu = kzalloc(sizeof(*mtu), GFP_KERNEL);
Jingoo Hanc77a5652014-05-22 14:05:07 +0200464 if (mtu == NULL)
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000465 return -ENOMEM;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000466
Laurent Pinchart7dad72d2014-03-04 13:04:48 +0100467 ret = sh_mtu2_setup(mtu, pdev);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000468 if (ret) {
Laurent Pinchart7dad72d2014-03-04 13:04:48 +0100469 kfree(mtu);
Rafael J. Wysocki3cb6f102012-08-13 14:00:16 +0200470 pm_runtime_idle(&pdev->dev);
471 return ret;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000472 }
Rafael J. Wysocki3cb6f102012-08-13 14:00:16 +0200473 if (is_early_platform_device(pdev))
474 return 0;
475
476 out:
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100477 if (mtu->has_clockevent)
Rafael J. Wysocki3cb6f102012-08-13 14:00:16 +0200478 pm_runtime_irq_safe(&pdev->dev);
479 else
480 pm_runtime_idle(&pdev->dev);
481
482 return 0;
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000483}
484
Greg Kroah-Hartman18505142012-12-21 15:11:38 -0800485static int sh_mtu2_remove(struct platform_device *pdev)
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000486{
487 return -EBUSY; /* cannot unregister clockevent */
488}
489
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100490static const struct platform_device_id sh_mtu2_id_table[] = {
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100491 { "sh-mtu2", 0 },
492 { },
493};
494MODULE_DEVICE_TABLE(platform, sh_mtu2_id_table);
495
Laurent Pinchartcca8d052014-03-04 18:28:26 +0100496static const struct of_device_id sh_mtu2_of_table[] __maybe_unused = {
497 { .compatible = "renesas,mtu2" },
498 { }
499};
500MODULE_DEVICE_TABLE(of, sh_mtu2_of_table);
501
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000502static struct platform_driver sh_mtu2_device_driver = {
503 .probe = sh_mtu2_probe,
Greg Kroah-Hartman18505142012-12-21 15:11:38 -0800504 .remove = sh_mtu2_remove,
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000505 .driver = {
506 .name = "sh_mtu2",
Laurent Pinchartcca8d052014-03-04 18:28:26 +0100507 .of_match_table = of_match_ptr(sh_mtu2_of_table),
Laurent Pinchartfaf3f4f2014-03-04 18:05:45 +0100508 },
509 .id_table = sh_mtu2_id_table,
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000510};
511
512static int __init sh_mtu2_init(void)
513{
514 return platform_driver_register(&sh_mtu2_device_driver);
515}
516
517static void __exit sh_mtu2_exit(void)
518{
519 platform_driver_unregister(&sh_mtu2_device_driver);
520}
521
522early_platform_init("earlytimer", &sh_mtu2_device_driver);
Simon Horman342896a2013-03-05 15:40:42 +0900523subsys_initcall(sh_mtu2_init);
Magnus Dammd5ed4c22009-04-30 07:02:49 +0000524module_exit(sh_mtu2_exit);
525
526MODULE_AUTHOR("Magnus Damm");
527MODULE_DESCRIPTION("SuperH MTU2 Timer Driver");
528MODULE_LICENSE("GPL v2");