blob: e1de67483f383e2e8bdb851b810d81c22ef11cab [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001#ifndef __ASM_APIC_H
2#define __ASM_APIC_H
3
4#include <linux/config.h>
5#include <linux/pm.h>
6#include <asm/fixmap.h>
7#include <asm/apicdef.h>
8#include <asm/system.h>
9
10#define Dprintk(x...)
11
12/*
13 * Debugging macros
14 */
15#define APIC_QUIET 0
16#define APIC_VERBOSE 1
17#define APIC_DEBUG 2
18
19extern int apic_verbosity;
20
21/*
22 * Define the default level of output to be very little
23 * This can be turned up by using apic=verbose for more
24 * information and apic=debug for _lots_ of information.
25 * apic_verbosity is defined in apic.c
26 */
27#define apic_printk(v, s, a...) do { \
28 if ((v) <= apic_verbosity) \
29 printk(s, ##a); \
30 } while (0)
31
32
33#ifdef CONFIG_X86_LOCAL_APIC
34
35/*
36 * Basic functions accessing APICs.
37 */
38
39static __inline void apic_write(unsigned long reg, unsigned long v)
40{
41 *((volatile unsigned long *)(APIC_BASE+reg)) = v;
42}
43
44static __inline void apic_write_atomic(unsigned long reg, unsigned long v)
45{
46 xchg((volatile unsigned long *)(APIC_BASE+reg), v);
47}
48
49static __inline unsigned long apic_read(unsigned long reg)
50{
51 return *((volatile unsigned long *)(APIC_BASE+reg));
52}
53
54static __inline__ void apic_wait_icr_idle(void)
55{
56 while ( apic_read( APIC_ICR ) & APIC_ICR_BUSY )
57 cpu_relax();
58}
59
60int get_physical_broadcast(void);
61
62#ifdef CONFIG_X86_GOOD_APIC
63# define FORCE_READ_AROUND_WRITE 0
64# define apic_read_around(x)
65# define apic_write_around(x,y) apic_write((x),(y))
66#else
67# define FORCE_READ_AROUND_WRITE 1
68# define apic_read_around(x) apic_read(x)
69# define apic_write_around(x,y) apic_write_atomic((x),(y))
70#endif
71
72static inline void ack_APIC_irq(void)
73{
74 /*
75 * ack_APIC_irq() actually gets compiled as a single instruction:
76 * - a single rmw on Pentium/82489DX
77 * - a single write on P6+ cores (CONFIG_X86_GOOD_APIC)
78 * ... yummie.
79 */
80
81 /* Docs say use 0 for future compatibility */
82 apic_write_around(APIC_EOI, 0);
83}
84
85extern void (*wait_timer_tick)(void);
86
87extern int get_maxlvt(void);
88extern void clear_local_APIC(void);
89extern void connect_bsp_APIC (void);
90extern void disconnect_bsp_APIC (void);
91extern void disable_local_APIC (void);
92extern void lapic_shutdown (void);
93extern int verify_local_APIC (void);
94extern void cache_APIC_registers (void);
95extern void sync_Arb_IDs (void);
96extern void init_bsp_APIC (void);
97extern void setup_local_APIC (void);
98extern void init_apic_mappings (void);
99extern void smp_local_timer_interrupt (struct pt_regs * regs);
100extern void setup_boot_APIC_clock (void);
101extern void setup_secondary_APIC_clock (void);
102extern void setup_apic_nmi_watchdog (void);
103extern int reserve_lapic_nmi(void);
104extern void release_lapic_nmi(void);
105extern void disable_timer_nmi_watchdog(void);
106extern void enable_timer_nmi_watchdog(void);
107extern void nmi_watchdog_tick (struct pt_regs * regs);
108extern int APIC_init_uniprocessor (void);
109extern void disable_APIC_timer(void);
110extern void enable_APIC_timer(void);
111
112extern int check_nmi_watchdog (void);
113extern void enable_NMI_through_LVT0 (void * dummy);
114
115extern unsigned int nmi_watchdog;
116#define NMI_NONE 0
117#define NMI_IO_APIC 1
118#define NMI_LOCAL_APIC 2
119#define NMI_INVALID 3
120
121#else /* !CONFIG_X86_LOCAL_APIC */
122static inline void lapic_shutdown(void) { }
123
124#endif /* !CONFIG_X86_LOCAL_APIC */
125
126#endif /* __ASM_APIC_H */