blob: e7517434d1fa61d337911a9886116bae1f52f762 [file] [log] [blame]
Greg Kroah-Hartmanb2441312017-11-01 15:07:57 +01001/* SPDX-License-Identifier: GPL-2.0 */
Sam Ravnborgf5e706a2008-07-17 21:55:51 -07002#ifndef _SPARC64_CACHEFLUSH_H
3#define _SPARC64_CACHEFLUSH_H
4
5#include <asm/page.h>
6
7#ifndef __ASSEMBLY__
8
9#include <linux/mm.h>
10
11/* Cache flush operations. */
David Howellsd550bbd2012-03-28 18:30:03 +010012#define flushw_all() __asm__ __volatile__("flushw")
13
Sam Ravnborgf05a6862014-05-16 23:25:50 +020014void __flushw_user(void);
David Howellsd550bbd2012-03-28 18:30:03 +010015#define flushw_user() __flushw_user()
16
17#define flush_user_windows flushw_user
18#define flush_register_windows flushw_all
19
Sam Ravnborgf5e706a2008-07-17 21:55:51 -070020/* These are the same regardless of whether this is an SMP kernel or not. */
21#define flush_cache_mm(__mm) \
22 do { if ((__mm) == current->mm) flushw_user(); } while(0)
23#define flush_cache_dup_mm(mm) flush_cache_mm(mm)
24#define flush_cache_range(vma, start, end) \
25 flush_cache_mm((vma)->vm_mm)
26#define flush_cache_page(vma, page, pfn) \
27 flush_cache_mm((vma)->vm_mm)
28
29/*
30 * On spitfire, the icache doesn't snoop local stores and we don't
31 * use block commit stores (which invalidate icache lines) during
32 * module load, so we need this.
33 */
Sam Ravnborgf05a6862014-05-16 23:25:50 +020034void flush_icache_range(unsigned long start, unsigned long end);
35void __flush_icache_page(unsigned long);
Sam Ravnborgf5e706a2008-07-17 21:55:51 -070036
Sam Ravnborgf05a6862014-05-16 23:25:50 +020037void __flush_dcache_page(void *addr, int flush_icache);
38void flush_dcache_page_impl(struct page *page);
Sam Ravnborgf5e706a2008-07-17 21:55:51 -070039#ifdef CONFIG_SMP
Sam Ravnborgf05a6862014-05-16 23:25:50 +020040void smp_flush_dcache_page_impl(struct page *page, int cpu);
41void flush_dcache_page_all(struct mm_struct *mm, struct page *page);
Sam Ravnborgf5e706a2008-07-17 21:55:51 -070042#else
43#define smp_flush_dcache_page_impl(page,cpu) flush_dcache_page_impl(page)
44#define flush_dcache_page_all(mm,page) flush_dcache_page_impl(page)
45#endif
46
Sam Ravnborgf05a6862014-05-16 23:25:50 +020047void __flush_dcache_range(unsigned long start, unsigned long end);
Ilya Loginov2d4dc892009-11-26 09:16:19 +010048#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1
Sam Ravnborgf05a6862014-05-16 23:25:50 +020049void flush_dcache_page(struct page *page);
Sam Ravnborgf5e706a2008-07-17 21:55:51 -070050
51#define flush_icache_page(vma, pg) do { } while(0)
52#define flush_icache_user_range(vma,pg,adr,len) do { } while (0)
53
Sam Ravnborgf05a6862014-05-16 23:25:50 +020054void flush_ptrace_access(struct vm_area_struct *, struct page *,
55 unsigned long uaddr, void *kaddr,
56 unsigned long len, int write);
Sam Ravnborgf5e706a2008-07-17 21:55:51 -070057
58#define copy_to_user_page(vma, page, vaddr, dst, src, len) \
59 do { \
60 flush_cache_page(vma, vaddr, page_to_pfn(page)); \
61 memcpy(dst, src, len); \
62 flush_ptrace_access(vma, page, vaddr, src, len, 0); \
63 } while (0)
64
65#define copy_from_user_page(vma, page, vaddr, dst, src, len) \
66 do { \
67 flush_cache_page(vma, vaddr, page_to_pfn(page)); \
68 memcpy(dst, src, len); \
69 flush_ptrace_access(vma, page, vaddr, dst, len, 1); \
70 } while (0)
71
72#define flush_dcache_mmap_lock(mapping) do { } while (0)
73#define flush_dcache_mmap_unlock(mapping) do { } while (0)
74
75#define flush_cache_vmap(start, end) do { } while (0)
76#define flush_cache_vunmap(start, end) do { } while (0)
77
Sam Ravnborgf5e706a2008-07-17 21:55:51 -070078#endif /* !__ASSEMBLY__ */
79
80#endif /* _SPARC64_CACHEFLUSH_H */