blob: f7775c79ee96eebb11e41adb4abf3ab46195a2b5 [file] [log] [blame]
Felipe Balbi4a457872014-06-23 13:20:59 -05001/*
2 * Copyright (C) 2014 Texas Instruments Incorporated - http://www.ti.com/
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
8
9/* AM437x SK EVM */
10
11/dts-v1/;
12
13#include "am4372.dtsi"
14#include <dt-bindings/pinctrl/am43xx.h>
15#include <dt-bindings/pwm/pwm.h>
16#include <dt-bindings/gpio/gpio.h>
17#include <dt-bindings/input/input.h>
18
19/ {
20 model = "TI AM437x SK EVM";
21 compatible = "ti,am437x-sk-evm","ti,am4372","ti,am43";
22
23 aliases {
24 display0 = &lcd0;
25 };
26
27 backlight {
28 compatible = "pwm-backlight";
29 pwms = <&ecap0 0 50000 PWM_POLARITY_INVERTED>;
30 brightness-levels = <0 51 53 56 62 75 101 152 255>;
31 default-brightness-level = <8>;
32 };
33
34 sound {
35 compatible = "ti,da830-evm-audio";
36 ti,model = "AM437x-SK-EVM";
37 ti,audio-codec = <&tlv320aic3106>;
38 ti,mcasp-controller = <&mcasp1>;
39 ti,codec-clock-rate = <24000000>;
40 ti,audio-routing =
41 "Headphone Jack", "HPLOUT",
42 "Headphone Jack", "HPROUT";
43 };
44
45 matrix_keypad: matrix_keypad@0 {
46 compatible = "gpio-matrix-keypad";
47
48 pinctrl-names = "default";
49 pinctrl-0 = <&matrix_keypad_pins>;
50
51 debounce-delay-ms = <5>;
52 col-scan-delay-us = <1500>;
53
54 row-gpios = <&gpio5 5 GPIO_ACTIVE_HIGH /* Bank5, pin5 */
55 &gpio5 6 GPIO_ACTIVE_HIGH>; /* Bank5, pin6 */
56
57 col-gpios = <&gpio5 13 GPIO_ACTIVE_HIGH /* Bank5, pin13 */
58 &gpio5 4 GPIO_ACTIVE_HIGH>; /* Bank5, pin4 */
59
60 linux,keymap = <
61 MATRIX_KEY(0, 0, KEY_DOWN)
62 MATRIX_KEY(0, 1, KEY_RIGHT)
63 MATRIX_KEY(1, 0, KEY_LEFT)
64 MATRIX_KEY(1, 1, KEY_UP)
65 >;
66 };
67
68 leds {
69 compatible = "gpio-leds";
70
71 pinctrl-names = "default";
72 pinctrl-0 = <&leds_pins>;
73
74 led@0 {
75 label = "am437x-sk:red:heartbeat";
76 gpios = <&gpio5 0 GPIO_ACTIVE_HIGH>; /* Bank 5, pin 0 */
77 linux,default-trigger = "heartbeat";
78 default-state = "off";
79 };
80
81 led@1 {
82 label = "am437x-sk:green:mmc1";
83 gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>; /* Bank 5, pin 1 */
84 linux,default-trigger = "mmc0";
85 default-state = "off";
86 };
87
88 led@2 {
89 label = "am437x-sk:blue:cpu0";
90 gpios = <&gpio5 2 GPIO_ACTIVE_HIGH>; /* Bank 5, pin 2 */
91 linux,default-trigger = "cpu0";
92 default-state = "off";
93 };
94
95 led@3 {
96 label = "am437x-sk:blue:usr3";
97 gpios = <&gpio5 3 GPIO_ACTIVE_HIGH>; /* Bank 5, pin 3 */
98 default-state = "off";
99 };
100 };
101
102 lcd0: display {
Tomi Valkeinend73f8252014-12-05 09:39:31 +0200103 compatible = "newhaven,nhd-4.3-480272ef-atxl", "panel-dpi";
Felipe Balbi4a457872014-06-23 13:20:59 -0500104 label = "lcd";
105
106 pinctrl-names = "default";
107 pinctrl-0 = <&lcd_pins>;
108
109 enable-gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
110
111 panel-timing {
112 clock-frequency = <9000000>;
113 hactive = <480>;
114 vactive = <272>;
Tomi Valkeinend73f8252014-12-05 09:39:31 +0200115 hfront-porch = <2>;
116 hback-porch = <2>;
117 hsync-len = <41>;
118 vfront-porch = <2>;
119 vback-porch = <2>;
Felipe Balbi4a457872014-06-23 13:20:59 -0500120 vsync-len = <10>;
121 hsync-active = <0>;
122 vsync-active = <0>;
123 de-active = <1>;
124 pixelclk-active = <1>;
125 };
126
127 port {
128 lcd_in: endpoint {
129 remote-endpoint = <&dpi_out>;
130 };
131 };
132 };
133};
134
135&am43xx_pinmux {
136 matrix_keypad_pins: matrix_keypad_pins {
137 pinctrl-single,pins = <
138 0x24c (PIN_OUTPUT | MUX_MODE7) /* gpio5_13.gpio5_13 */
139 0x250 (PIN_OUTPUT | MUX_MODE7) /* spi4_sclk.gpio5_4 */
140 0x254 (PIN_INPUT | MUX_MODE7) /* spi4_d0.gpio5_5 */
141 0x258 (PIN_INPUT | MUX_MODE7) /* spi4_d1.gpio5_5 */
142 >;
143 };
144
145 leds_pins: leds_pins {
146 pinctrl-single,pins = <
147 0x228 (PIN_OUTPUT | MUX_MODE7) /* uart3_rxd.gpio5_2 */
148 0x22c (PIN_OUTPUT | MUX_MODE7) /* uart3_txd.gpio5_3 */
149 0x230 (PIN_OUTPUT | MUX_MODE7) /* uart3_ctsn.gpio5_0 */
150 0x234 (PIN_OUTPUT | MUX_MODE7) /* uart3_rtsn.gpio5_1 */
151 >;
152 };
153
154 i2c0_pins: i2c0_pins {
155 pinctrl-single,pins = <
156 0x188 (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* i2c0_sda.i2c0_sda */
157 0x18c (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* i2c0_scl.i2c0_scl */
158 >;
159 };
160
161 i2c1_pins: i2c1_pins {
162 pinctrl-single,pins = <
163 0x15c (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE2) /* spi0_cs0.i2c1_scl */
164 0x158 (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE2) /* spi0_d1.i2c1_sda */
165 >;
166 };
167
168 mmc1_pins: pinmux_mmc1_pins {
169 pinctrl-single,pins = <
Felipe Balbifb135052014-12-04 11:01:55 -0600170 0x0f0 (PIN_INPUT | MUX_MODE0) /* mmc0_dat3.mmc0_dat3 */
171 0x0f4 (PIN_INPUT | MUX_MODE0) /* mmc0_dat2.mmc0_dat2 */
172 0x0f8 (PIN_INPUT | MUX_MODE0) /* mmc0_dat1.mmc0_dat1 */
173 0x0fc (PIN_INPUT | MUX_MODE0) /* mmc0_dat0.mmc0_dat0 */
174 0x100 (PIN_INPUT | MUX_MODE0) /* mmc0_clk.mmc0_clk */
175 0x104 (PIN_INPUT | MUX_MODE0) /* mmc0_cmd.mmc0_cmd */
Felipe Balbi4a457872014-06-23 13:20:59 -0500176 0x160 (PIN_INPUT | MUX_MODE7) /* spi0_cs1.gpio0_6 */
177 >;
178 };
179
180 ecap0_pins: backlight_pins {
181 pinctrl-single,pins = <
182 0x164 (PIN_OUTPUT | MUX_MODE0) /* eCAP0_in_PWM0_out.eCAP0_in_PWM0_out */
183 >;
184 };
185
186 edt_ft5306_ts_pins: edt_ft5306_ts_pins {
187 pinctrl-single,pins = <
188 0x74 (PIN_INPUT | MUX_MODE7) /* gpmc_wpn.gpio0_31 */
189 0x78 (PIN_OUTPUT | MUX_MODE7) /* gpmc_be1n.gpio1_28 */
190 >;
191 };
192
193 cpsw_default: cpsw_default {
194 pinctrl-single,pins = <
195 /* Slave 1 */
Felipe Balbia2db9832014-12-04 11:01:56 -0600196 0x12c (PIN_OUTPUT | MUX_MODE2) /* mii1_txclk.rmii1_tclk */
197 0x114 (PIN_OUTPUT | MUX_MODE2) /* mii1_txen.rgmii1_tctl */
198 0x128 (PIN_OUTPUT | MUX_MODE2) /* mii1_txd0.rgmii1_td0 */
199 0x124 (PIN_OUTPUT | MUX_MODE2) /* mii1_txd1.rgmii1_td1 */
200 0x120 (PIN_OUTPUT | MUX_MODE2) /* mii1_txd0.rgmii1_td2 */
201 0x11c (PIN_OUTPUT | MUX_MODE2) /* mii1_txd1.rgmii1_td3 */
202 0x130 (PIN_INPUT | MUX_MODE2) /* mii1_rxclk.rmii1_rclk */
203 0x118 (PIN_INPUT | MUX_MODE2) /* mii1_rxdv.rgmii1_rctl */
204 0x140 (PIN_INPUT | MUX_MODE2) /* mii1_rxd0.rgmii1_rd0 */
205 0x13c (PIN_INPUT | MUX_MODE2) /* mii1_rxd1.rgmii1_rd1 */
206 0x138 (PIN_INPUT | MUX_MODE2) /* mii1_rxd0.rgmii1_rd2 */
207 0x134 (PIN_INPUT | MUX_MODE2) /* mii1_rxd1.rgmii1_rd3 */
Felipe Balbi4a457872014-06-23 13:20:59 -0500208
209 /* Slave 2 */
Felipe Balbia2db9832014-12-04 11:01:56 -0600210 0x58 (PIN_OUTPUT | MUX_MODE2) /* gpmc_a6.rgmii2_tclk */
211 0x40 (PIN_OUTPUT | MUX_MODE2) /* gpmc_a0.rgmii2_tctl */
212 0x54 (PIN_OUTPUT | MUX_MODE2) /* gpmc_a5.rgmii2_td0 */
213 0x50 (PIN_OUTPUT | MUX_MODE2) /* gpmc_a4.rgmii2_td1 */
214 0x4c (PIN_OUTPUT | MUX_MODE2) /* gpmc_a3.rgmii2_td2 */
215 0x48 (PIN_OUTPUT | MUX_MODE2) /* gpmc_a2.rgmii2_td3 */
216 0x5c (PIN_INPUT | MUX_MODE2) /* gpmc_a7.rgmii2_rclk */
217 0x44 (PIN_INPUT | MUX_MODE2) /* gpmc_a1.rgmii2_rtcl */
218 0x6c (PIN_INPUT | MUX_MODE2) /* gpmc_a11.rgmii2_rd0 */
219 0x68 (PIN_INPUT | MUX_MODE2) /* gpmc_a10.rgmii2_rd1 */
220 0x64 (PIN_INPUT | MUX_MODE2) /* gpmc_a9.rgmii2_rd2 */
221 0x60 (PIN_INPUT | MUX_MODE2) /* gpmc_a8.rgmii2_rd3 */
Felipe Balbi4a457872014-06-23 13:20:59 -0500222 >;
223 };
224
225 cpsw_sleep: cpsw_sleep {
226 pinctrl-single,pins = <
227 /* Slave 1 reset value */
228 0x12c (PIN_INPUT_PULLDOWN | MUX_MODE7)
229 0x114 (PIN_INPUT_PULLDOWN | MUX_MODE7)
230 0x128 (PIN_INPUT_PULLDOWN | MUX_MODE7)
231 0x124 (PIN_INPUT_PULLDOWN | MUX_MODE7)
232 0x120 (PIN_INPUT_PULLDOWN | MUX_MODE7)
233 0x11c (PIN_INPUT_PULLDOWN | MUX_MODE7)
234 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE7)
235 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE7)
236 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE7)
237 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE7)
238 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE7)
239 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE7)
240
241 /* Slave 2 reset value */
242 0x58 (PIN_INPUT_PULLDOWN | MUX_MODE7)
243 0x40 (PIN_INPUT_PULLDOWN | MUX_MODE7)
244 0x54 (PIN_INPUT_PULLDOWN | MUX_MODE7)
245 0x50 (PIN_INPUT_PULLDOWN | MUX_MODE7)
246 0x4c (PIN_INPUT_PULLDOWN | MUX_MODE7)
247 0x48 (PIN_INPUT_PULLDOWN | MUX_MODE7)
248 0x5c (PIN_INPUT_PULLDOWN | MUX_MODE7)
249 0x44 (PIN_INPUT_PULLDOWN | MUX_MODE7)
250 0x6c (PIN_INPUT_PULLDOWN | MUX_MODE7)
251 0x68 (PIN_INPUT_PULLDOWN | MUX_MODE7)
252 0x64 (PIN_INPUT_PULLDOWN | MUX_MODE7)
253 0x60 (PIN_INPUT_PULLDOWN | MUX_MODE7)
254 >;
255 };
256
257 davinci_mdio_default: davinci_mdio_default {
258 pinctrl-single,pins = <
259 /* MDIO */
Felipe Balbia2db9832014-12-04 11:01:56 -0600260 0x148 (PIN_INPUT | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */
261 0x14c (PIN_OUTPUT | MUX_MODE0) /* mdio_clk.mdio_clk */
Felipe Balbi4a457872014-06-23 13:20:59 -0500262 >;
263 };
264
265 davinci_mdio_sleep: davinci_mdio_sleep {
266 pinctrl-single,pins = <
267 /* MDIO reset value */
268 0x148 (PIN_INPUT_PULLDOWN | MUX_MODE7)
269 0x14c (PIN_INPUT_PULLDOWN | MUX_MODE7)
270 >;
271 };
272
273 dss_pins: dss_pins {
274 pinctrl-single,pins = <
275 0x020 (PIN_OUTPUT_PULLUP | MUX_MODE1) /* gpmc ad 8 -> DSS DATA 23 */
276 0x024 (PIN_OUTPUT_PULLUP | MUX_MODE1)
277 0x028 (PIN_OUTPUT_PULLUP | MUX_MODE1)
278 0x02c (PIN_OUTPUT_PULLUP | MUX_MODE1)
279 0x030 (PIN_OUTPUT_PULLUP | MUX_MODE1)
280 0x034 (PIN_OUTPUT_PULLUP | MUX_MODE1)
281 0x038 (PIN_OUTPUT_PULLUP | MUX_MODE1)
282 0x03c (PIN_OUTPUT_PULLUP | MUX_MODE1) /* gpmc ad 15 -> DSS DATA 16 */
283 0x0a0 (PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS DATA 0 */
284 0x0a4 (PIN_OUTPUT_PULLUP | MUX_MODE0)
285 0x0a8 (PIN_OUTPUT_PULLUP | MUX_MODE0)
286 0x0ac (PIN_OUTPUT_PULLUP | MUX_MODE0)
287 0x0b0 (PIN_OUTPUT_PULLUP | MUX_MODE0)
288 0x0b4 (PIN_OUTPUT_PULLUP | MUX_MODE0)
289 0x0b8 (PIN_OUTPUT_PULLUP | MUX_MODE0)
290 0x0bc (PIN_OUTPUT_PULLUP | MUX_MODE0)
291 0x0c0 (PIN_OUTPUT_PULLUP | MUX_MODE0)
292 0x0c4 (PIN_OUTPUT_PULLUP | MUX_MODE0)
293 0x0c8 (PIN_OUTPUT_PULLUP | MUX_MODE0)
294 0x0cc (PIN_OUTPUT_PULLUP | MUX_MODE0)
295 0x0d0 (PIN_OUTPUT_PULLUP | MUX_MODE0)
296 0x0d4 (PIN_OUTPUT_PULLUP | MUX_MODE0)
297 0x0d8 (PIN_OUTPUT_PULLUP | MUX_MODE0)
298 0x0dc (PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS DATA 15 */
299 0x0e0 (PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS VSYNC */
300 0x0e4 (PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS HSYNC */
301 0x0e8 (PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS PCLK */
302 0x0ec (PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS AC BIAS EN */
303
304 >;
305 };
306
307 qspi_pins: qspi_pins {
308 pinctrl-single,pins = <
Felipe Balbifad7ca82014-12-04 11:01:54 -0600309 0x7c (PIN_OUTPUT | MUX_MODE3) /* gpmc_csn0.qspi_csn */
310 0x88 (PIN_OUTPUT | MUX_MODE2) /* gpmc_csn3.qspi_clk */
311 0x90 (PIN_INPUT | MUX_MODE3) /* gpmc_advn_ale.qspi_d0 */
312 0x94 (PIN_INPUT | MUX_MODE3) /* gpmc_oen_ren.qspi_d1 */
313 0x98 (PIN_INPUT | MUX_MODE3) /* gpmc_wen.qspi_d2 */
314 0x9c (PIN_INPUT | MUX_MODE3) /* gpmc_be0n_cle.qspi_d3 */
Felipe Balbi4a457872014-06-23 13:20:59 -0500315 >;
316 };
317
318 mcasp1_pins: mcasp1_pins {
319 pinctrl-single,pins = <
320 0x10c (PIN_INPUT_PULLDOWN | MUX_MODE4) /* mii1_crs.mcasp1_aclkx */
321 0x110 (PIN_INPUT_PULLDOWN | MUX_MODE4) /* mii1_rxerr.mcasp1_fsx */
322 0x108 (PIN_OUTPUT_PULLDOWN | MUX_MODE4) /* mii1_col.mcasp1_axr2 */
323 0x144 (PIN_INPUT_PULLDOWN | MUX_MODE4) /* rmii1_ref_clk.mcasp1_axr3 */
324 >;
325 };
326
327 lcd_pins: lcd_pins {
328 pinctrl-single,pins = <
Felipe Balbi58230c22014-12-04 09:10:21 -0600329 0x1c (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpcm_ad7.gpio1_7 */
Felipe Balbi4a457872014-06-23 13:20:59 -0500330 >;
331 };
Felipe Balbi221fed32014-12-04 11:01:57 -0600332
333 usb1_pins: usb1_pins {
334 pinctrl-single,pins = <
335 0x2c0 (PIN_OUTPUT | MUX_MODE0) /* usb0_drvvbus.usb0_drvvbus */
336 >;
337 };
338
339 usb2_pins: usb2_pins {
340 pinctrl-single,pins = <
341 0x2c4 (PIN_OUTPUT | MUX_MODE0) /* usb0_drvvbus.usb0_drvvbus */
342 >;
343 };
Felipe Balbi4a457872014-06-23 13:20:59 -0500344};
345
346&i2c0 {
347 status = "okay";
348 pinctrl-names = "default";
349 pinctrl-0 = <&i2c0_pins>;
350 clock-frequency = <400000>;
351
352 tps@24 {
353 compatible = "ti,tps65218";
354 reg = <0x24>;
355 interrupt-parent = <&gic>;
356 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
357 interrupt-controller;
358 #interrupt-cells = <2>;
359
360 dcdc1: regulator-dcdc1 {
361 compatible = "ti,tps65218-dcdc1";
362 /* VDD_CORE limits min of OPP50 and max of OPP100 */
363 regulator-name = "vdd_core";
364 regulator-min-microvolt = <912000>;
365 regulator-max-microvolt = <1144000>;
366 regulator-boot-on;
367 regulator-always-on;
368 };
369
370 dcdc2: regulator-dcdc2 {
371 compatible = "ti,tps65218-dcdc2";
372 /* VDD_MPU limits min of OPP50 and max of OPP_NITRO */
373 regulator-name = "vdd_mpu";
374 regulator-min-microvolt = <912000>;
375 regulator-max-microvolt = <1378000>;
376 regulator-boot-on;
377 regulator-always-on;
378 };
379
380 dcdc3: regulator-dcdc3 {
381 compatible = "ti,tps65218-dcdc3";
382 regulator-name = "vdds_ddr";
Keerthy5cd98a72014-11-06 16:20:04 +0530383 regulator-min-microvolt = <1500000>;
384 regulator-max-microvolt = <1500000>;
Felipe Balbi4a457872014-06-23 13:20:59 -0500385 regulator-boot-on;
386 regulator-always-on;
387 };
388
389 dcdc4: regulator-dcdc4 {
390 compatible = "ti,tps65218-dcdc4";
391 regulator-name = "v3_3d";
392 regulator-min-microvolt = <3300000>;
393 regulator-max-microvolt = <3300000>;
394 regulator-boot-on;
395 regulator-always-on;
396 };
397
398 ldo1: regulator-ldo1 {
399 compatible = "ti,tps65218-ldo1";
400 regulator-name = "v1_8d";
401 regulator-min-microvolt = <1800000>;
402 regulator-max-microvolt = <1800000>;
403 regulator-boot-on;
404 regulator-always-on;
405 };
406
407 };
408
409 at24@50 {
410 compatible = "at24,24c256";
411 pagesize = <64>;
412 reg = <0x50>;
413 };
414};
415
416&i2c1 {
417 status = "okay";
418 pinctrl-names = "default";
419 pinctrl-0 = <&i2c1_pins>;
420 clock-frequency = <400000>;
421
422 edt-ft5306@38 {
423 status = "okay";
424 compatible = "edt,edt-ft5306", "edt,edt-ft5x06";
425 pinctrl-names = "default";
426 pinctrl-0 = <&edt_ft5306_ts_pins>;
427
428 reg = <0x38>;
429 interrupt-parent = <&gpio0>;
430 interrupts = <31 0>;
431
432 wake-gpios = <&gpio1 28 GPIO_ACTIVE_HIGH>;
433
434 touchscreen-size-x = <480>;
435 touchscreen-size-y = <272>;
436 };
437
438 tlv320aic3106: tlv320aic3106@1b {
439 compatible = "ti,tlv320aic3106";
440 reg = <0x1b>;
441 status = "okay";
442
443 /* Regulators */
444 AVDD-supply = <&dcdc4>;
445 IOVDD-supply = <&dcdc4>;
446 DRVDD-supply = <&dcdc4>;
447 DVDD-supply = <&ldo1>;
448 };
449
450 lis331dlh@18 {
451 compatible = "st,lis331dlh";
452 reg = <0x18>;
453 status = "okay";
454
455 Vdd-supply = <&dcdc4>;
456 Vdd_IO-supply = <&dcdc4>;
457 interrupts-extended = <&gpio1 6 0>, <&gpio2 1 0>;
458 };
459};
460
461&epwmss0 {
462 status = "okay";
463};
464
465&ecap0 {
466 status = "okay";
467 pinctrl-names = "default";
468 pinctrl-0 = <&ecap0_pins>;
469};
470
471&gpio0 {
472 status = "okay";
473};
474
475&gpio1 {
476 status = "okay";
477};
478
479&gpio5 {
480 status = "okay";
481};
482
483&mmc1 {
484 status = "okay";
485 pinctrl-names = "default";
486 pinctrl-0 = <&mmc1_pins>;
487
488 vmmc-supply = <&dcdc4>;
489 bus-width = <4>;
490 cd-gpios = <&gpio0 6 GPIO_ACTIVE_HIGH>;
491};
492
493&usb2_phy1 {
494 status = "okay";
495};
496
497&usb1 {
498 dr_mode = "peripheral";
499 status = "okay";
Felipe Balbi221fed32014-12-04 11:01:57 -0600500 pinctrl-names = "default";
501 pinctrl-0 = <&usb1_pins>;
Felipe Balbi4a457872014-06-23 13:20:59 -0500502};
503
504&usb2_phy2 {
505 status = "okay";
506};
507
508&usb2 {
509 dr_mode = "host";
510 status = "okay";
Felipe Balbi221fed32014-12-04 11:01:57 -0600511 pinctrl-names = "default";
512 pinctrl-0 = <&usb2_pins>;
Felipe Balbi4a457872014-06-23 13:20:59 -0500513};
514
515&qspi {
516 status = "okay";
517 pinctrl-names = "default";
518 pinctrl-0 = <&qspi_pins>;
519
520 spi-max-frequency = <48000000>;
521 m25p80@0 {
522 compatible = "mx66l51235l";
523 spi-max-frequency = <48000000>;
524 reg = <0>;
525 spi-cpol;
526 spi-cpha;
527 spi-tx-bus-width = <1>;
528 spi-rx-bus-width = <4>;
529 #address-cells = <1>;
530 #size-cells = <1>;
531
532 /* MTD partition table.
533 * The ROM checks the first 512KiB
534 * for a valid file to boot(XIP).
535 */
536 partition@0 {
537 label = "QSPI.U_BOOT";
538 reg = <0x00000000 0x000080000>;
539 };
540 partition@1 {
541 label = "QSPI.U_BOOT.backup";
542 reg = <0x00080000 0x00080000>;
543 };
544 partition@2 {
545 label = "QSPI.U-BOOT-SPL_OS";
546 reg = <0x00100000 0x00010000>;
547 };
548 partition@3 {
549 label = "QSPI.U_BOOT_ENV";
550 reg = <0x00110000 0x00010000>;
551 };
552 partition@4 {
553 label = "QSPI.U-BOOT-ENV.backup";
554 reg = <0x00120000 0x00010000>;
555 };
556 partition@5 {
557 label = "QSPI.KERNEL";
558 reg = <0x00130000 0x0800000>;
559 };
560 partition@6 {
561 label = "QSPI.FILESYSTEM";
562 reg = <0x00930000 0x36D0000>;
563 };
564 };
565};
566
567&mac {
568 pinctrl-names = "default", "sleep";
569 pinctrl-0 = <&cpsw_default>;
570 pinctrl-1 = <&cpsw_sleep>;
571 dual_emac = <1>;
572 status = "okay";
573};
574
575&davinci_mdio {
576 pinctrl-names = "default", "sleep";
577 pinctrl-0 = <&davinci_mdio_default>;
578 pinctrl-1 = <&davinci_mdio_sleep>;
579 status = "okay";
580};
581
582&cpsw_emac0 {
583 phy_id = <&davinci_mdio>, <4>;
584 phy-mode = "rgmii";
585 dual_emac_res_vlan = <1>;
586};
587
588&cpsw_emac1 {
589 phy_id = <&davinci_mdio>, <5>;
590 phy-mode = "rgmii";
591 dual_emac_res_vlan = <2>;
592};
593
594&elm {
595 status = "okay";
596};
597
598&mcasp1 {
599 pinctrl-names = "default";
600 pinctrl-0 = <&mcasp1_pins>;
601
602 status = "okay";
603
604 op-mode = <0>;
605 tdm-slots = <2>;
606 serial-dir = <
607 0 0 1 2
608 >;
609
610 tx-num-evt = <1>;
611 rx-num-evt = <1>;
612};
613
614&dss {
615 status = "okay";
616
617 pinctrl-names = "default";
618 pinctrl-0 = <&dss_pins>;
619
620 port {
621 dpi_out: endpoint@0 {
622 remote-endpoint = <&lcd_in>;
623 data-lines = <24>;
624 };
625 };
626};
627
628&rtc {
629 status = "okay";
630};
631
632&wdt {
633 status = "okay";
634};
Dave Gerlach3e1fe452014-12-04 09:24:39 -0600635
636&cpu {
637 cpu0-supply = <&dcdc2>;
638};