blob: 388d442eecb5dea718aa23cbf5ffd4e536563005 [file] [log] [blame]
Marc Zyngier1a89dd92013-01-21 19:36:12 -05001/*
2 * Copyright (C) 2012 ARM Ltd.
3 * Author: Marc Zyngier <marc.zyngier@arm.com>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
17 */
18
19#ifndef __ASM_ARM_KVM_VGIC_H
20#define __ASM_ARM_KVM_VGIC_H
21
Marc Zyngierb47ef922013-01-21 19:36:14 -050022#include <linux/kernel.h>
23#include <linux/kvm.h>
Marc Zyngierb47ef922013-01-21 19:36:14 -050024#include <linux/irqreturn.h>
25#include <linux/spinlock.h>
26#include <linux/types.h>
Marc Zyngier1a89dd92013-01-21 19:36:12 -050027
Christoffer Dall9b2d2e02013-08-29 11:08:25 +010028#define VGIC_NR_IRQS 256
Marc Zyngierb47ef922013-01-21 19:36:14 -050029#define VGIC_NR_SGIS 16
30#define VGIC_NR_PPIS 16
31#define VGIC_NR_PRIVATE_IRQS (VGIC_NR_SGIS + VGIC_NR_PPIS)
32#define VGIC_NR_SHARED_IRQS (VGIC_NR_IRQS - VGIC_NR_PRIVATE_IRQS)
33#define VGIC_MAX_CPUS KVM_MAX_VCPUS
Marc Zyngier8f186d52014-02-04 18:13:03 +000034
35#define VGIC_V2_MAX_LRS (1 << 6)
Marc Zyngierb2fb1c02013-07-12 15:15:23 +010036#define VGIC_V3_MAX_LRS 16
Marc Zyngierb47ef922013-01-21 19:36:14 -050037
38/* Sanity checks... */
39#if (VGIC_MAX_CPUS > 8)
40#error Invalid number of CPU interfaces
41#endif
42
43#if (VGIC_NR_IRQS & 31)
44#error "VGIC_NR_IRQS must be a multiple of 32"
45#endif
46
47#if (VGIC_NR_IRQS > 1024)
48#error "VGIC_NR_IRQS must be <= 1024"
49#endif
50
51/*
52 * The GIC distributor registers describing interrupts have two parts:
53 * - 32 per-CPU interrupts (SGI + PPI)
54 * - a bunch of shared interrupts (SPI)
55 */
56struct vgic_bitmap {
57 union {
58 u32 reg[VGIC_NR_PRIVATE_IRQS / 32];
59 DECLARE_BITMAP(reg_ul, VGIC_NR_PRIVATE_IRQS);
60 } percpu[VGIC_MAX_CPUS];
61 union {
62 u32 reg[VGIC_NR_SHARED_IRQS / 32];
63 DECLARE_BITMAP(reg_ul, VGIC_NR_SHARED_IRQS);
64 } shared;
65};
66
67struct vgic_bytemap {
68 u32 percpu[VGIC_MAX_CPUS][VGIC_NR_PRIVATE_IRQS / 4];
69 u32 shared[VGIC_NR_SHARED_IRQS / 4];
70};
71
Marc Zyngier8d5c6b02013-06-03 15:55:02 +010072struct kvm_vcpu;
73
Marc Zyngier1a9b1302013-06-21 11:57:56 +010074enum vgic_type {
75 VGIC_V2, /* Good ol' GICv2 */
Marc Zyngierb2fb1c02013-07-12 15:15:23 +010076 VGIC_V3, /* New fancy GICv3 */
Marc Zyngier1a9b1302013-06-21 11:57:56 +010077};
78
Marc Zyngier8d5c6b02013-06-03 15:55:02 +010079#define LR_STATE_PENDING (1 << 0)
80#define LR_STATE_ACTIVE (1 << 1)
81#define LR_STATE_MASK (3 << 0)
82#define LR_EOI_INT (1 << 2)
83
84struct vgic_lr {
85 u16 irq;
86 u8 source;
87 u8 state;
88};
89
Marc Zyngierbeee38b2014-02-04 17:48:10 +000090struct vgic_vmcr {
91 u32 ctlr;
92 u32 abpr;
93 u32 bpr;
94 u32 pmr;
95};
96
Marc Zyngier8d5c6b02013-06-03 15:55:02 +010097struct vgic_ops {
98 struct vgic_lr (*get_lr)(const struct kvm_vcpu *, int);
99 void (*set_lr)(struct kvm_vcpu *, int, struct vgic_lr);
Marc Zyngier69bb2c92013-06-04 10:29:39 +0100100 void (*sync_lr_elrsr)(struct kvm_vcpu *, int, struct vgic_lr);
101 u64 (*get_elrsr)(const struct kvm_vcpu *vcpu);
Marc Zyngier8d6a0312013-06-04 10:33:43 +0100102 u64 (*get_eisr)(const struct kvm_vcpu *vcpu);
Marc Zyngier495dd852013-06-04 11:02:10 +0100103 u32 (*get_interrupt_status)(const struct kvm_vcpu *vcpu);
Marc Zyngier909d9b52013-06-04 11:24:17 +0100104 void (*enable_underflow)(struct kvm_vcpu *vcpu);
105 void (*disable_underflow)(struct kvm_vcpu *vcpu);
Marc Zyngierbeee38b2014-02-04 17:48:10 +0000106 void (*get_vmcr)(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr);
107 void (*set_vmcr)(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr);
Marc Zyngierda8dafd12013-06-04 11:36:38 +0100108 void (*enable)(struct kvm_vcpu *vcpu);
Marc Zyngier8d5c6b02013-06-03 15:55:02 +0100109};
110
Marc Zyngierca85f622013-06-18 19:17:28 +0100111struct vgic_params {
Marc Zyngier1a9b1302013-06-21 11:57:56 +0100112 /* vgic type */
113 enum vgic_type type;
Marc Zyngierca85f622013-06-18 19:17:28 +0100114 /* Physical address of vgic virtual cpu interface */
115 phys_addr_t vcpu_base;
116 /* Number of list registers */
117 u32 nr_lr;
118 /* Interrupt number */
119 unsigned int maint_irq;
120 /* Virtual control interface base address */
121 void __iomem *vctrl_base;
122};
123
Marc Zyngier1a89dd92013-01-21 19:36:12 -0500124struct vgic_dist {
Marc Zyngierb47ef922013-01-21 19:36:14 -0500125#ifdef CONFIG_KVM_ARM_VGIC
126 spinlock_t lock;
Marc Zyngierf982cf42014-05-15 10:03:25 +0100127 bool in_kernel;
Marc Zyngier01ac5e32013-01-21 19:36:16 -0500128 bool ready;
Marc Zyngierb47ef922013-01-21 19:36:14 -0500129
130 /* Virtual control interface mapping */
131 void __iomem *vctrl_base;
132
Christoffer Dall330690c2013-01-21 19:36:13 -0500133 /* Distributor and vcpu interface mapping in the guest */
134 phys_addr_t vgic_dist_base;
135 phys_addr_t vgic_cpu_base;
Marc Zyngierb47ef922013-01-21 19:36:14 -0500136
137 /* Distributor enabled */
138 u32 enabled;
139
140 /* Interrupt enabled (one bit per IRQ) */
141 struct vgic_bitmap irq_enabled;
142
Christoffer Dall227844f2014-06-09 12:27:18 +0200143 /* Interrupt state is pending on the distributor */
144 struct vgic_bitmap irq_pending;
Marc Zyngierb47ef922013-01-21 19:36:14 -0500145
146 /* Level-triggered interrupt in progress */
147 struct vgic_bitmap irq_active;
148
149 /* Interrupt priority. Not used yet. */
150 struct vgic_bytemap irq_priority;
151
152 /* Level/edge triggered */
153 struct vgic_bitmap irq_cfg;
154
155 /* Source CPU per SGI and target CPU */
156 u8 irq_sgi_sources[VGIC_MAX_CPUS][VGIC_NR_SGIS];
157
158 /* Target CPU for each IRQ */
159 u8 irq_spi_cpu[VGIC_NR_SHARED_IRQS];
160 struct vgic_bitmap irq_spi_target[VGIC_MAX_CPUS];
161
162 /* Bitmap indicating which CPU has something pending */
163 unsigned long irq_pending_on_cpu;
164#endif
Marc Zyngier1a89dd92013-01-21 19:36:12 -0500165};
166
Marc Zyngiereede8212013-05-30 10:20:36 +0100167struct vgic_v2_cpu_if {
168 u32 vgic_hcr;
169 u32 vgic_vmcr;
170 u32 vgic_misr; /* Saved only */
171 u32 vgic_eisr[2]; /* Saved only */
172 u32 vgic_elrsr[2]; /* Saved only */
173 u32 vgic_apr;
Marc Zyngier8f186d52014-02-04 18:13:03 +0000174 u32 vgic_lr[VGIC_V2_MAX_LRS];
Marc Zyngiereede8212013-05-30 10:20:36 +0100175};
176
Marc Zyngierb2fb1c02013-07-12 15:15:23 +0100177struct vgic_v3_cpu_if {
178#ifdef CONFIG_ARM_GIC_V3
179 u32 vgic_hcr;
180 u32 vgic_vmcr;
181 u32 vgic_misr; /* Saved only */
182 u32 vgic_eisr; /* Saved only */
183 u32 vgic_elrsr; /* Saved only */
184 u32 vgic_ap0r[4];
185 u32 vgic_ap1r[4];
186 u64 vgic_lr[VGIC_V3_MAX_LRS];
187#endif
188};
189
Marc Zyngier1a89dd92013-01-21 19:36:12 -0500190struct vgic_cpu {
Marc Zyngier9d949dc2013-01-21 19:36:14 -0500191#ifdef CONFIG_KVM_ARM_VGIC
192 /* per IRQ to LR mapping */
193 u8 vgic_irq_lr_map[VGIC_NR_IRQS];
194
195 /* Pending interrupts on this VCPU */
196 DECLARE_BITMAP( pending_percpu, VGIC_NR_PRIVATE_IRQS);
197 DECLARE_BITMAP( pending_shared, VGIC_NR_SHARED_IRQS);
198
199 /* Bitmap of used/free list registers */
Marc Zyngier8f186d52014-02-04 18:13:03 +0000200 DECLARE_BITMAP( lr_used, VGIC_V2_MAX_LRS);
Marc Zyngier9d949dc2013-01-21 19:36:14 -0500201
202 /* Number of list registers on this CPU */
203 int nr_lr;
204
205 /* CPU vif control registers for world switch */
Marc Zyngiereede8212013-05-30 10:20:36 +0100206 union {
207 struct vgic_v2_cpu_if vgic_v2;
Marc Zyngierb2fb1c02013-07-12 15:15:23 +0100208 struct vgic_v3_cpu_if vgic_v3;
Marc Zyngiereede8212013-05-30 10:20:36 +0100209 };
Marc Zyngier9d949dc2013-01-21 19:36:14 -0500210#endif
Marc Zyngier1a89dd92013-01-21 19:36:12 -0500211};
212
Marc Zyngier9d949dc2013-01-21 19:36:14 -0500213#define LR_EMPTY 0xff
214
Marc Zyngier495dd852013-06-04 11:02:10 +0100215#define INT_STATUS_EOI (1 << 0)
216#define INT_STATUS_UNDERFLOW (1 << 1)
217
Marc Zyngier1a89dd92013-01-21 19:36:12 -0500218struct kvm;
219struct kvm_vcpu;
220struct kvm_run;
221struct kvm_exit_mmio;
222
223#ifdef CONFIG_KVM_ARM_VGIC
Christoffer Dallce01e4e2013-09-23 14:55:56 -0700224int kvm_vgic_addr(struct kvm *kvm, unsigned long type, u64 *addr, bool write);
Marc Zyngier01ac5e32013-01-21 19:36:16 -0500225int kvm_vgic_hyp_init(void);
226int kvm_vgic_init(struct kvm *kvm);
227int kvm_vgic_create(struct kvm *kvm);
228int kvm_vgic_vcpu_init(struct kvm_vcpu *vcpu);
Marc Zyngier9d949dc2013-01-21 19:36:14 -0500229void kvm_vgic_flush_hwstate(struct kvm_vcpu *vcpu);
230void kvm_vgic_sync_hwstate(struct kvm_vcpu *vcpu);
Marc Zyngier5863c2c2013-01-21 19:36:15 -0500231int kvm_vgic_inject_irq(struct kvm *kvm, int cpuid, unsigned int irq_num,
232 bool level);
Marc Zyngier9d949dc2013-01-21 19:36:14 -0500233int kvm_vgic_vcpu_pending_irq(struct kvm_vcpu *vcpu);
Marc Zyngier1a89dd92013-01-21 19:36:12 -0500234bool vgic_handle_mmio(struct kvm_vcpu *vcpu, struct kvm_run *run,
235 struct kvm_exit_mmio *mmio);
236
Marc Zyngierf982cf42014-05-15 10:03:25 +0100237#define irqchip_in_kernel(k) (!!((k)->arch.vgic.in_kernel))
Marc Zyngier01ac5e32013-01-21 19:36:16 -0500238#define vgic_initialized(k) ((k)->arch.vgic.ready)
Marc Zyngier9d949dc2013-01-21 19:36:14 -0500239
Marc Zyngier8f186d52014-02-04 18:13:03 +0000240int vgic_v2_probe(struct device_node *vgic_node,
241 const struct vgic_ops **ops,
242 const struct vgic_params **params);
Marc Zyngierb2fb1c02013-07-12 15:15:23 +0100243#ifdef CONFIG_ARM_GIC_V3
244int vgic_v3_probe(struct device_node *vgic_node,
245 const struct vgic_ops **ops,
246 const struct vgic_params **params);
247#else
248static inline int vgic_v3_probe(struct device_node *vgic_node,
249 const struct vgic_ops **ops,
250 const struct vgic_params **params)
251{
252 return -ENODEV;
253}
254#endif
Marc Zyngier8f186d52014-02-04 18:13:03 +0000255
Marc Zyngier1a89dd92013-01-21 19:36:12 -0500256#else
257static inline int kvm_vgic_hyp_init(void)
258{
259 return 0;
260}
261
Christoffer Dall330690c2013-01-21 19:36:13 -0500262static inline int kvm_vgic_set_addr(struct kvm *kvm, unsigned long type, u64 addr)
263{
264 return 0;
265}
266
Marc Zyngier6cbde822014-03-06 03:30:46 +0000267static inline int kvm_vgic_addr(struct kvm *kvm, unsigned long type, u64 *addr, bool write)
268{
269 return -ENXIO;
270}
271
Marc Zyngier1a89dd92013-01-21 19:36:12 -0500272static inline int kvm_vgic_init(struct kvm *kvm)
273{
274 return 0;
275}
276
277static inline int kvm_vgic_create(struct kvm *kvm)
278{
279 return 0;
280}
281
282static inline int kvm_vgic_vcpu_init(struct kvm_vcpu *vcpu)
283{
284 return 0;
285}
286
287static inline void kvm_vgic_flush_hwstate(struct kvm_vcpu *vcpu) {}
288static inline void kvm_vgic_sync_hwstate(struct kvm_vcpu *vcpu) {}
289
Marc Zyngier5863c2c2013-01-21 19:36:15 -0500290static inline int kvm_vgic_inject_irq(struct kvm *kvm, int cpuid,
291 unsigned int irq_num, bool level)
292{
293 return 0;
294}
295
Marc Zyngier1a89dd92013-01-21 19:36:12 -0500296static inline int kvm_vgic_vcpu_pending_irq(struct kvm_vcpu *vcpu)
297{
298 return 0;
299}
300
301static inline bool vgic_handle_mmio(struct kvm_vcpu *vcpu, struct kvm_run *run,
302 struct kvm_exit_mmio *mmio)
303{
304 return false;
305}
306
307static inline int irqchip_in_kernel(struct kvm *kvm)
308{
309 return 0;
310}
Marc Zyngier01ac5e32013-01-21 19:36:16 -0500311
312static inline bool vgic_initialized(struct kvm *kvm)
313{
314 return true;
315}
Marc Zyngier1a89dd92013-01-21 19:36:12 -0500316#endif
317
318#endif