blob: 721572a8c4296d77a22e4898af202565f6271d4e [file] [log] [blame]
Jean-Christop PLAGNIOL-VILLARD6d803ba2010-11-17 10:04:33 +01001
2config CLKDEV_LOOKUP
3 bool
4 select HAVE_CLK
Kyungmin Parkaa3831c2011-07-18 16:34:54 +09005
Shawn Guo5c77f562011-12-20 14:46:38 +08006config HAVE_CLK_PREPARE
7 bool
8
Arnd Bergmann8fb61e32012-03-17 21:10:51 +00009config COMMON_CLK
10 bool
Mike Turquetteb24764902012-03-15 23:11:19 -070011 select HAVE_CLK_PREPARE
Rob Herring01033be2012-04-09 15:24:58 -050012 select CLKDEV_LOOKUP
Pranith Kumar83fe27e2014-12-05 11:24:45 -050013 select SRCU
Andy Shevchenko07775912015-09-22 18:54:11 +030014 select RATIONAL
Mike Turquetteb24764902012-03-15 23:11:19 -070015 ---help---
16 The common clock framework is a single definition of struct
17 clk, useful across many platforms, as well as an
18 implementation of the clock API in include/linux/clk.h.
19 Architectures utilizing the common struct clk should select
Arnd Bergmann8fb61e32012-03-17 21:10:51 +000020 this option.
Mike Turquetteb24764902012-03-15 23:11:19 -070021
Arnd Bergmann8fb61e32012-03-17 21:10:51 +000022menu "Common Clock Framework"
23 depends on COMMON_CLK
Mike Turquetteb24764902012-03-15 23:11:19 -070024
Mark Brownf05259a2012-05-17 10:04:57 +010025config COMMON_CLK_WM831X
26 tristate "Clock driver for WM831x/2x PMICs"
27 depends on MFD_WM831X
28 ---help---
29 Supports the clocking subsystem of the WM831x/2x series of
Masanari Iidafe4e4372014-10-17 00:09:24 +090030 PMICs from Wolfson Microelectronics.
Mark Brownf05259a2012-05-17 10:04:57 +010031
Pawel Moll5ee2b872013-09-17 17:16:15 +010032source "drivers/clk/versatile/Kconfig"
Linus Walleijf9a6aa42012-08-06 18:32:08 +020033
Eugeniy Paltsevdaeeb432017-08-25 20:39:14 +030034config CLK_HSDK
35 bool "PLL Driver for HSDK platform"
36 depends on OF || COMPILE_TEST
37 ---help---
38 This driver supports the HSDK core, system, ddr, tunnel and hdmi PLLs
39 control.
40
Jonghwa Lee73118e62012-08-28 17:54:28 +090041config COMMON_CLK_MAX77686
Laxman Dewangan5a227cd2016-06-17 16:21:07 +053042 tristate "Clock driver for Maxim 77620/77686/77802 MFD"
Krzysztof Kozlowski9c1b3052016-10-02 22:58:14 +020043 depends on MFD_MAX77686 || MFD_MAX77620 || COMPILE_TEST
Jonghwa Lee73118e62012-08-28 17:54:28 +090044 ---help---
Laxman Dewangan5a227cd2016-06-17 16:21:07 +053045 This driver supports Maxim 77620/77686/77802 crystal oscillator
46 clock.
Javier Martinez Canillas83ccf162014-08-18 10:33:03 +020047
Chris Zhong038b8922014-10-13 15:52:44 -070048config COMMON_CLK_RK808
Elaine Zhang65bc9d72017-08-16 10:00:03 +080049 tristate "Clock driver for RK805/RK808/RK818"
Chris Zhong038b8922014-10-13 15:52:44 -070050 depends on MFD_RK808
51 ---help---
Elaine Zhang65bc9d72017-08-16 10:00:03 +080052 This driver supports RK805, RK808 and RK818 crystal oscillator clock. These
Chris Zhong038b8922014-10-13 15:52:44 -070053 multi-function devices have two fixed-rate oscillators,
54 clocked at 32KHz each. Clkout1 is always on, Clkout2 can off
55 by control register.
56
Daniel Lezcanob68adc22017-04-17 19:19:25 +020057config COMMON_CLK_HI655X
Riku Voipio3a49afb2018-03-12 12:49:45 +020058 tristate "Clock driver for Hi655x" if EXPERT
59 depends on (MFD_HI655X_PMIC || COMPILE_TEST)
60 depends on REGMAP
61 default MFD_HI655X_PMIC
Daniel Lezcanob68adc22017-04-17 19:19:25 +020062 ---help---
63 This driver supports the hi655x PMIC clock. This
64 multi-function device has one fixed-rate oscillator, clocked
65 at 32KHz.
66
Sudeep Holla6d6a1d82017-06-13 17:19:36 +010067config COMMON_CLK_SCMI
68 tristate "Clock driver controlled via SCMI interface"
69 depends on ARM_SCMI_PROTOCOL || COMPILE_TEST
70 ---help---
71 This driver provides support for clocks that are controlled
72 by firmware that implements the SCMI interface.
73
74 This driver uses SCMI Message Protocol to interact with the
75 firmware providing all the clock controls.
76
Sudeep Hollacd52c2a2015-03-30 10:59:52 +010077config COMMON_CLK_SCPI
78 tristate "Clock driver controlled via SCPI interface"
79 depends on ARM_SCPI_PROTOCOL || COMPILE_TEST
80 ---help---
81 This driver provides support for clocks that are controlled
82 by firmware that implements the SCPI interface.
83
84 This driver uses SCPI Message Protocol to interact with the
85 firmware providing all the clock controls.
86
Sebastian Hesselbarth9abd5f02013-04-11 21:42:29 +020087config COMMON_CLK_SI5351
88 tristate "Clock driver for SiLabs 5351A/B/C"
89 depends on I2C
90 select REGMAP_I2C
91 select RATIONAL
92 ---help---
93 This driver supports Silicon Labs 5351A/B/C programmable clock
94 generators.
95
Mike Looijmans8ce20e62015-10-02 09:15:29 +020096config COMMON_CLK_SI514
97 tristate "Clock driver for SiLabs 514 devices"
98 depends on I2C
99 depends on OF
100 select REGMAP_I2C
101 help
102 ---help---
103 This driver supports the Silicon Labs 514 programmable clock
104 generator.
105
Mike Looijmans953cc3e2018-03-20 09:15:41 +0100106config COMMON_CLK_SI544
107 tristate "Clock driver for SiLabs 544 devices"
108 depends on I2C
109 select REGMAP_I2C
110 help
111 ---help---
112 This driver supports the Silicon Labs 544 programmable clock
113 generator.
114
Soren Brinkmann1459c832013-09-21 16:40:39 -0700115config COMMON_CLK_SI570
116 tristate "Clock driver for SiLabs 570 and compatible devices"
117 depends on I2C
118 depends on OF
119 select REGMAP_I2C
120 help
121 ---help---
122 This driver supports Silicon Labs 570/571/598/599 programmable
123 clock generators.
124
Mike Looijmansc7d5a462015-11-03 12:55:54 +0100125config COMMON_CLK_CDCE706
126 tristate "Clock driver for TI CDCE706 clock synthesizer"
127 depends on I2C
128 select REGMAP_I2C
129 select RATIONAL
130 ---help---
131 This driver supports TI CDCE706 programmable 3-PLL clock synthesizer.
132
Mike Looijmans19fbbbb2015-06-03 07:25:19 +0200133config COMMON_CLK_CDCE925
Akinobu Mita55081242017-01-01 03:04:36 +0900134 tristate "Clock driver for TI CDCE913/925/937/949 devices"
Mike Looijmans19fbbbb2015-06-03 07:25:19 +0200135 depends on I2C
136 depends on OF
137 select REGMAP_I2C
138 help
139 ---help---
Akinobu Mita55081242017-01-01 03:04:36 +0900140 This driver supports the TI CDCE913/925/937/949 programmable clock
141 synthesizer. Each chip has different number of PLLs and outputs.
142 For example, the CDCE925 contains two PLLs with spread-spectrum
143 clocking support and five output dividers. The driver only supports
144 the following setup, and uses a fixed setting for the output muxes.
Mike Looijmans19fbbbb2015-06-03 07:25:19 +0200145 Y1 is derived from the input clock
146 Y2 and Y3 derive from PLL1
147 Y4 and Y5 derive from PLL2
148 Given a target output frequency, the driver will set the PLL and
149 divider to best approximate the desired output.
150
Kuninori Morimoto64dfbe22015-11-10 01:15:09 +0000151config COMMON_CLK_CS2000_CP
152 tristate "Clock driver for CS2000 Fractional-N Clock Synthesizer & Clock Multiplier"
153 depends on I2C
154 help
155 If you say yes here you get support for the CS2000 clock multiplier.
156
Linus Walleij846423f2017-06-21 09:59:52 +0200157config COMMON_CLK_GEMINI
158 bool "Clock driver for Cortina Systems Gemini SoC"
159 depends on ARCH_GEMINI || COMPILE_TEST
160 select MFD_SYSCON
161 select RESET_CONTROLLER
162 ---help---
163 This driver supports the SoC clocks on the Cortina Systems Gemini
164 platform, also known as SL3516 or CS3516.
165
Joel Stanley5eda5d72017-12-22 13:15:18 +1030166config COMMON_CLK_ASPEED
167 bool "Clock driver for Aspeed BMC SoCs"
168 depends on ARCH_ASPEED || COMPILE_TEST
169 default ARCH_ASPEED
170 select MFD_SYSCON
171 select RESET_CONTROLLER
172 ---help---
173 This driver supports the SoC clocks on the Aspeed BMC platforms.
174
175 The G4 and G5 series, including the ast2400 and ast2500, are supported
176 by this driver.
177
Yadwinder Singh Brar7cc560d2013-07-07 17:14:20 +0530178config COMMON_CLK_S2MPS11
Krzysztof Kozlowskie8b60a42014-05-21 13:23:01 +0200179 tristate "Clock driver for S2MPS1X/S5M8767 MFD"
Krzysztof Kozlowski9c1b3052016-10-02 22:58:14 +0200180 depends on MFD_SEC_CORE || COMPILE_TEST
Yadwinder Singh Brar7cc560d2013-07-07 17:14:20 +0530181 ---help---
Krzysztof Kozlowskie8b60a42014-05-21 13:23:01 +0200182 This driver supports S2MPS11/S2MPS14/S5M8767 crystal oscillator
183 clock. These multi-function devices have two (S2MPS14) or three
184 (S2MPS11, S5M8767) fixed-rate oscillators, clocked at 32KHz each.
Yadwinder Singh Brar7cc560d2013-07-07 17:14:20 +0530185
Peter Ujfalusif9f8c042012-09-14 17:30:27 +0300186config CLK_TWL6040
187 tristate "External McPDM functional clock from twl6040"
188 depends on TWL6040_CORE
189 ---help---
190 Enable the external functional clock support on OMAP4+ platforms for
191 McPDM. McPDM module is using the external bit clock on the McPDM bus
192 as functional clock.
193
Lars-Peter Clausen0e646c52013-03-11 16:22:29 +0100194config COMMON_CLK_AXI_CLKGEN
195 tristate "AXI clkgen driver"
Javier Martinez Canillas4a7748c2015-10-13 16:18:18 +0200196 depends on ARCH_ZYNQ || MICROBLAZE || COMPILE_TEST
Lars-Peter Clausen0e646c52013-03-11 16:22:29 +0100197 help
198 ---help---
199 Support for the Analog Devices axi-clkgen pcore clock generator for Xilinx
200 FPGAs. It is commonly used in Analog Devices' reference designs.
201
Tang Yuantian93a17c02015-01-15 14:03:41 +0800202config CLK_QORIQ
203 bool "Clock driver for Freescale QorIQ platforms"
Linus Torvalds2f4bf522015-11-05 23:38:43 -0800204 depends on (PPC_E500MC || ARM || ARM64 || COMPILE_TEST) && OF
Tang Yuantian555eae92013-04-09 16:46:26 +0800205 ---help---
Tang Yuantian93a17c02015-01-15 14:03:41 +0800206 This adds the clock driver support for Freescale QorIQ platforms
207 using common clock framework.
Tang Yuantian555eae92013-04-09 16:46:26 +0800208
Loc Ho308964c2013-06-26 11:56:09 -0600209config COMMON_CLK_XGENE
210 bool "Clock driver for APM XGene SoC"
211 default y
Javier Martinez Canillas4a7748c2015-10-13 16:18:18 +0200212 depends on ARM64 || COMPILE_TEST
Loc Ho308964c2013-06-26 11:56:09 -0600213 ---help---
214 Sypport for the APM X-Gene SoC reference, PLL, and device clocks.
215
Vladimir Zapolskiyf7c82a62015-12-06 12:45:57 +0200216config COMMON_CLK_NXP
217 def_bool COMMON_CLK && (ARCH_LPC18XX || ARCH_LPC32XX)
218 select REGMAP_MMIO if ARCH_LPC32XX
Ezequiel Garcia72ad6792016-05-16 12:45:36 -0300219 select MFD_SYSCON if ARCH_LPC18XX
Vladimir Zapolskiyf7c82a62015-12-06 12:45:57 +0200220 ---help---
221 Support for clock providers on NXP platforms.
222
Peter Ujfalusi942d1d62014-06-27 09:01:11 +0300223config COMMON_CLK_PALMAS
224 tristate "Clock driver for TI Palmas devices"
225 depends on MFD_PALMAS
226 ---help---
227 This driver supports TI Palmas devices 32KHz output KG and KG_AUDIO
228 using common clock framework.
229
Philipp Zabel9a74ccd2015-02-13 20:18:52 +0100230config COMMON_CLK_PWM
231 tristate "Clock driver for PWMs used as clock outputs"
232 depends on PWM
233 ---help---
234 Adapter driver so that any PWM output can be (mis)used as clock signal
235 at 50% duty cycle.
236
Robert Jarzmik98d147f2014-10-01 23:39:29 +0200237config COMMON_CLK_PXA
238 def_bool COMMON_CLK && ARCH_PXA
239 ---help---
Mike Looijmans048c58b2015-11-03 12:55:53 +0100240 Support for the Marvell PXA SoC.
Robert Jarzmik98d147f2014-10-01 23:39:29 +0200241
Purna Chandra Mandalce6e1182016-05-13 13:22:40 +0530242config COMMON_CLK_PIC32
243 def_bool COMMON_CLK && MACH_PIC32
244
Neil Armstrong0bbd72b2016-04-18 12:01:35 +0200245config COMMON_CLK_OXNAS
246 bool "Clock driver for the OXNAS SoC Family"
Jean Delvare821f9942016-07-07 09:18:44 +0200247 depends on ARCH_OXNAS || COMPILE_TEST
Neil Armstrong0bbd72b2016-04-18 12:01:35 +0200248 select MFD_SYSCON
249 ---help---
250 Support for the OXNAS SoC Family clocks.
251
Marek Vasut3e1aec4e2017-01-12 02:03:24 +0100252config COMMON_CLK_VC5
Marek Vasutdbf6b162017-07-09 15:28:14 +0200253 tristate "Clock driver for IDT VersaClock 5,6 devices"
Marek Vasut3e1aec4e2017-01-12 02:03:24 +0100254 depends on I2C
255 depends on OF
256 select REGMAP_I2C
257 help
258 ---help---
Marek Vasutdbf6b162017-07-09 15:28:14 +0200259 This driver supports the IDT VersaClock 5 and VersaClock 6
260 programmable clock generators.
Marek Vasut3e1aec4e2017-01-12 02:03:24 +0100261
Gabriel Fernandez9bee94e2018-03-08 17:53:55 +0100262config COMMON_CLK_STM32MP157
263 def_bool COMMON_CLK && MACH_STM32MP157
264 help
265 ---help---
266 Support for stm32mp157 SoC family clocks
267
Benjamin Gaignardda32d352018-03-12 10:32:48 +0100268config COMMON_CLK_STM32F
Gabriel Fernandez9a160602018-05-03 08:40:09 +0200269 def_bool COMMON_CLK && (MACH_STM32F429 || MACH_STM32F469 || MACH_STM32F746)
Benjamin Gaignardda32d352018-03-12 10:32:48 +0100270 help
271 ---help---
272 Support for stm32f4 and stm32f7 SoC families clocks
273
274config COMMON_CLK_STM32H7
Gabriel Fernandez9a160602018-05-03 08:40:09 +0200275 def_bool COMMON_CLK && MACH_STM32H743
Benjamin Gaignardda32d352018-03-12 10:32:48 +0100276 help
277 ---help---
278 Support for stm32h7 SoC family clocks
279
Manivannan Sadhasivam3495e292018-03-26 23:08:57 +0530280source "drivers/clk/actions/Kconfig"
Stephen Boyd64a12c52015-05-14 17:38:21 -0700281source "drivers/clk/bcm/Kconfig"
Bintian Wang72ea4862015-05-29 10:08:38 +0800282source "drivers/clk/hisilicon/Kconfig"
Paul Burton6b0fd6c2017-06-17 13:52:47 -0700283source "drivers/clk/imgtec/Kconfig"
Tero Kristob745c072017-06-13 10:09:27 +0300284source "drivers/clk/keystone/Kconfig"
James Liao2886c842016-08-19 13:34:49 +0800285source "drivers/clk/mediatek/Kconfig"
Michael Turquettecb7c47d2016-05-23 14:29:13 -0700286source "drivers/clk/meson/Kconfig"
Sebastian Hesselbarth97fa4cf2012-11-17 15:22:22 +0100287source "drivers/clk/mvebu/Kconfig"
James Liaob9e65eb2016-01-28 16:58:57 +0800288source "drivers/clk/qcom/Kconfig"
Geert Uytterhoevena5bd7f72016-04-13 11:08:42 +0200289source "drivers/clk/renesas/Kconfig"
Pankaj Dubey4ce9b852014-05-08 13:07:08 +0900290source "drivers/clk/samsung/Kconfig"
Chunyan Zhangd41f59f2017-12-07 20:57:05 +0800291source "drivers/clk/sprd/Kconfig"
Maxime Ripard1d80c142016-06-29 21:05:23 +0200292source "drivers/clk/sunxi-ng/Kconfig"
Thierry Reding31b52ba2015-04-01 09:10:58 +0200293source "drivers/clk/tegra/Kconfig"
Tony Lindgren21330492016-02-26 09:35:05 -0800294source "drivers/clk/ti/Kconfig"
Masahiro Yamada734d82f2016-09-16 16:40:03 +0900295source "drivers/clk/uniphier/Kconfig"
James Liaob9e65eb2016-01-28 16:58:57 +0800296
297endmenu