blob: e8a756537ed036dbabb49302bbe0eaa4ac0abfac [file] [log] [blame]
Dirk Brandewie2373f6b2011-10-29 10:57:23 +01001/*
2 * Synopsys DesignWare I2C adapter driver (master only).
3 *
4 * Based on the TI DAVINCI I2C adapter driver.
5 *
6 * Copyright (C) 2006 Texas Instruments.
7 * Copyright (C) 2007 MontaVista Software Inc.
8 * Copyright (C) 2009 Provigent Ltd.
9 *
10 * ----------------------------------------------------------------------------
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or
15 * (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
25 * ----------------------------------------------------------------------------
26 *
27 */
28
Dirk Brandewie2373f6b2011-10-29 10:57:23 +010029
30#define DW_IC_CON_MASTER 0x1
31#define DW_IC_CON_SPEED_STD 0x2
32#define DW_IC_CON_SPEED_FAST 0x4
33#define DW_IC_CON_10BITADDR_MASTER 0x10
34#define DW_IC_CON_RESTART_EN 0x20
35#define DW_IC_CON_SLAVE_DISABLE 0x40
36
Dirk Brandewie2373f6b2011-10-29 10:57:23 +010037
Dirk Brandewie2373f6b2011-10-29 10:57:23 +010038/**
39 * struct dw_i2c_dev - private i2c-designware data
40 * @dev: driver model device node
41 * @base: IO registers pointer
42 * @cmd_complete: tx completion indicator
43 * @lock: protect this struct and IO registers
44 * @clk: input reference clock
45 * @cmd_err: run time hadware error code
46 * @msgs: points to an array of messages currently being transfered
47 * @msgs_num: the number of elements in msgs
48 * @msg_write_idx: the element index of the current tx message in the msgs
49 * array
50 * @tx_buf_len: the length of the current tx buffer
51 * @tx_buf: the current tx buffer
52 * @msg_read_idx: the element index of the current rx message in the msgs
53 * array
54 * @rx_buf_len: the length of the current rx buffer
55 * @rx_buf: the current rx buffer
56 * @msg_err: error status of the current transfer
57 * @status: i2c master status, one of STATUS_*
58 * @abort_source: copy of the TX_ABRT_SOURCE register
59 * @irq: interrupt number for the i2c master
60 * @adapter: i2c subsystem adapter node
61 * @tx_fifo_depth: depth of the hardware tx fifo
62 * @rx_fifo_depth: depth of the hardware rx fifo
Josef Ahmade6f34ce2013-04-19 17:28:10 +010063 * @rx_outstanding: current master-rx elements in tx fifo
Mika Westerbergdefc0b22013-08-19 15:07:53 +030064 * @ss_hcnt: standard speed HCNT value
65 * @ss_lcnt: standard speed LCNT value
66 * @fs_hcnt: fast speed HCNT value
67 * @fs_lcnt: fast speed LCNT value
68 *
69 * HCNT and LCNT parameters can be used if the platform knows more accurate
70 * values than the one computed based only on the input clock frequency.
71 * Leave them to be %0 if not used.
Dirk Brandewie2373f6b2011-10-29 10:57:23 +010072 */
73struct dw_i2c_dev {
74 struct device *dev;
75 void __iomem *base;
76 struct completion cmd_complete;
77 struct mutex lock;
78 struct clk *clk;
Dirk Brandewie1d31b582011-10-06 11:26:30 -070079 u32 (*get_clk_rate_khz) (struct dw_i2c_dev *dev);
Dirk Brandewiefe20ff52011-10-06 11:26:35 -070080 struct dw_pci_controller *controller;
Dirk Brandewie2373f6b2011-10-29 10:57:23 +010081 int cmd_err;
82 struct i2c_msg *msgs;
83 int msgs_num;
84 int msg_write_idx;
85 u32 tx_buf_len;
86 u8 *tx_buf;
87 int msg_read_idx;
88 u32 rx_buf_len;
89 u8 *rx_buf;
90 int msg_err;
91 unsigned int status;
92 u32 abort_source;
93 int irq;
Stefan Roesea8a9f3f2012-04-18 15:01:41 +020094 u32 accessor_flags;
Dirk Brandewie2373f6b2011-10-29 10:57:23 +010095 struct i2c_adapter adapter;
Dirk Brandewie2fa83262011-10-06 11:26:31 -070096 u32 functionality;
Dirk Brandewiee18563f2011-10-06 11:26:32 -070097 u32 master_cfg;
Dirk Brandewie2373f6b2011-10-29 10:57:23 +010098 unsigned int tx_fifo_depth;
99 unsigned int rx_fifo_depth;
Josef Ahmade6f34ce2013-04-19 17:28:10 +0100100 int rx_outstanding;
Christian Ruppert9803f862013-06-26 10:55:06 +0200101 u32 sda_hold_time;
Mika Westerbergdefc0b22013-08-19 15:07:53 +0300102 u16 ss_hcnt;
103 u16 ss_lcnt;
104 u16 fs_hcnt;
105 u16 fs_lcnt;
Dirk Brandewie2373f6b2011-10-29 10:57:23 +0100106};
107
Stefan Roesea8a9f3f2012-04-18 15:01:41 +0200108#define ACCESS_SWAP 0x00000001
109#define ACCESS_16BIT 0x00000002
110
Dirk Brandewie2373f6b2011-10-29 10:57:23 +0100111extern u32 dw_readl(struct dw_i2c_dev *dev, int offset);
112extern void dw_writel(struct dw_i2c_dev *dev, u32 b, int offset);
113extern int i2c_dw_init(struct dw_i2c_dev *dev);
114extern int i2c_dw_xfer(struct i2c_adapter *adap, struct i2c_msg msgs[],
115 int num);
116extern u32 i2c_dw_func(struct i2c_adapter *adap);
117extern irqreturn_t i2c_dw_isr(int this_irq, void *dev_id);
Dirk Brandewief3fa9f32011-10-06 11:26:34 -0700118extern void i2c_dw_enable(struct dw_i2c_dev *dev);
Dirk Brandewie18dbdda2011-10-06 11:26:36 -0700119extern u32 i2c_dw_is_enabled(struct dw_i2c_dev *dev);
Dirk Brandewief3fa9f32011-10-06 11:26:34 -0700120extern void i2c_dw_disable(struct dw_i2c_dev *dev);
121extern void i2c_dw_clear_int(struct dw_i2c_dev *dev);
122extern void i2c_dw_disable_int(struct dw_i2c_dev *dev);
123extern u32 i2c_dw_read_comp_param(struct dw_i2c_dev *dev);