blob: 430b44ea85f2fd537ee81a67dc9131f4e835860d [file] [log] [blame]
Magnus Damm72f4d572010-12-14 16:57:11 +09001/*
2 * SMP support for R-Mobile / SH-Mobile - sh73a0 portion
3 *
4 * Copyright (C) 2010 Magnus Damm
5 * Copyright (C) 2010 Takashi Yoshii
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; version 2 of the License.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
19 */
20#include <linux/kernel.h>
21#include <linux/init.h>
22#include <linux/smp.h>
23#include <linux/spinlock.h>
24#include <linux/io.h>
Marc Zyngiera62580e2011-09-08 13:15:22 +010025#include <linux/delay.h>
Rob Herring520f7bd2012-12-27 13:10:24 -060026#include <linux/irqchip/arm-gic.h>
Magnus Damm72f4d572010-12-14 16:57:11 +090027#include <mach/common.h>
Will Deaconeb504392012-01-20 12:01:12 +010028#include <asm/smp_plat.h>
Marc Zyngiera62580e2011-09-08 13:15:22 +010029#include <mach/sh73a0.h>
Magnus Damm72f4d572010-12-14 16:57:11 +090030#include <asm/smp_scu.h>
31#include <asm/smp_twd.h>
Magnus Damm72f4d572010-12-14 16:57:11 +090032
Rob Herringa2a47ca2012-03-09 17:16:40 -060033#define WUPCR IOMEM(0xe6151010)
34#define SRESCR IOMEM(0xe6151018)
35#define PSTR IOMEM(0xe6151040)
36#define SBAR IOMEM(0xe6180020)
37#define APARMBAREA IOMEM(0xe6f10020)
Magnus Damm72f4d572010-12-14 16:57:11 +090038
39static void __iomem *scu_base_addr(void)
40{
41 return (void __iomem *)0xf0000000;
42}
43
Kuninori Morimotod6720002012-05-10 00:26:58 -070044#ifdef CONFIG_HAVE_ARM_TWD
Marc Zyngier4200b162012-01-10 19:44:19 +000045static DEFINE_TWD_LOCAL_TIMER(twd_local_timer, 0xf0000600, 29);
Kuninori Morimotod6720002012-05-10 00:26:58 -070046void __init sh73a0_register_twd(void)
47{
48 twd_local_timer_register(&twd_local_timer);
49}
50#endif
Marc Zyngier4200b162012-01-10 19:44:19 +000051
Marc Zyngiera62580e2011-09-08 13:15:22 +010052static unsigned int __init sh73a0_get_core_count(void)
Magnus Damm72f4d572010-12-14 16:57:11 +090053{
54 void __iomem *scu_base = scu_base_addr();
55
56 return scu_get_core_count(scu_base);
57}
58
Marc Zyngiera62580e2011-09-08 13:15:22 +010059static void __cpuinit sh73a0_secondary_init(unsigned int cpu)
Magnus Damm72f4d572010-12-14 16:57:11 +090060{
Paul Mundtc0312b32011-01-07 12:02:11 +090061 gic_secondary_init(0);
Magnus Damm72f4d572010-12-14 16:57:11 +090062}
63
Marc Zyngiera62580e2011-09-08 13:15:22 +010064static int __cpuinit sh73a0_boot_secondary(unsigned int cpu, struct task_struct *idle)
Magnus Damm72f4d572010-12-14 16:57:11 +090065{
Will Deaconf80ca522011-08-09 12:13:53 +010066 cpu = cpu_logical_map(cpu);
67
Linus Torvalds820d41c2012-03-29 18:02:10 -070068 if (((__raw_readl(PSTR) >> (4 * cpu)) & 3) == 3)
Rob Herringa2a47ca2012-03-09 17:16:40 -060069 __raw_writel(1 << cpu, WUPCR); /* wake up */
Magnus Damm72f4d572010-12-14 16:57:11 +090070 else
Rob Herringa2a47ca2012-03-09 17:16:40 -060071 __raw_writel(1 << cpu, SRESCR); /* reset */
Magnus Damm72f4d572010-12-14 16:57:11 +090072
73 return 0;
74}
75
Marc Zyngiera62580e2011-09-08 13:15:22 +010076static void __init sh73a0_smp_prepare_cpus(unsigned int max_cpus)
Magnus Damm72f4d572010-12-14 16:57:11 +090077{
Magnus Damm72f4d572010-12-14 16:57:11 +090078 scu_enable(scu_base_addr());
79
Bastian Hecht33419a62013-01-09 19:41:51 +000080 /* Map the reset vector (in headsmp-sh73a0.S) */
Rob Herringa2a47ca2012-03-09 17:16:40 -060081 __raw_writel(0, APARMBAREA); /* 4k */
Bastian Hecht33419a62013-01-09 19:41:51 +000082 __raw_writel(__pa(sh73a0_secondary_vector), SBAR);
Magnus Damm72f4d572010-12-14 16:57:11 +090083
Bastian Hecht33419a62013-01-09 19:41:51 +000084 /* enable cache coherency on booting CPU */
85 scu_power_mode(scu_base_addr(), SCU_PM_NORMAL);
Magnus Damm72f4d572010-12-14 16:57:11 +090086}
Marc Zyngiera62580e2011-09-08 13:15:22 +010087
88static void __init sh73a0_smp_init_cpus(void)
89{
90 unsigned int ncores = sh73a0_get_core_count();
91
92 shmobile_smp_init_cpus(ncores);
93}
94
95static int __maybe_unused sh73a0_cpu_kill(unsigned int cpu)
96{
97 int k;
98
99 /* this function is running on another CPU than the offline target,
100 * here we need wait for shutdown code in platform_cpu_die() to
101 * finish before asking SoC-specific code to power off the CPU core.
102 */
103 for (k = 0; k < 1000; k++) {
104 if (shmobile_cpu_is_dead(cpu))
105 return 1;
106
107 mdelay(1);
108 }
109
110 return 0;
111}
112
113
114struct smp_operations sh73a0_smp_ops __initdata = {
115 .smp_init_cpus = sh73a0_smp_init_cpus,
116 .smp_prepare_cpus = sh73a0_smp_prepare_cpus,
117 .smp_secondary_init = sh73a0_secondary_init,
118 .smp_boot_secondary = sh73a0_boot_secondary,
119#ifdef CONFIG_HOTPLUG_CPU
120 .cpu_kill = sh73a0_cpu_kill,
121 .cpu_die = shmobile_cpu_die,
122 .cpu_disable = shmobile_cpu_disable,
123#endif
124};