blob: 54b64357ab245e97151efeccecd2dde1c83960aa [file] [log] [blame]
Ram Amraniac1b36e2016-10-10 13:15:32 +03001/* QLogic qedr NIC Driver
2 * Copyright (c) 2015-2016 QLogic Corporation
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and /or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 */
32#ifndef __QEDR_USER_H__
33#define __QEDR_USER_H__
34
35#include <linux/types.h>
36
37#define QEDR_ABI_VERSION (8)
38
39/* user kernel communication data structures. */
40
41struct qedr_alloc_ucontext_resp {
42 __u64 db_pa;
43 __u32 db_size;
44
45 __u32 max_send_wr;
46 __u32 max_recv_wr;
47 __u32 max_srq_wr;
48 __u32 sges_per_send_wr;
49 __u32 sges_per_recv_wr;
50 __u32 sges_per_srq_wr;
51 __u32 max_cqes;
Amrani, Ramad84dad2017-06-26 19:05:05 +030052 __u8 dpm_enabled;
Amrani, Ram67cbe352017-06-26 19:05:06 +030053 __u8 wids_enabled;
54 __u16 wid_count;
Ram Amraniac1b36e2016-10-10 13:15:32 +030055};
Ram Amrania7efd772016-10-10 13:15:33 +030056
57struct qedr_alloc_pd_ureq {
58 __u64 rsvd1;
59};
60
61struct qedr_alloc_pd_uresp {
62 __u32 pd_id;
63};
64
65struct qedr_create_cq_ureq {
66 __u64 addr;
67 __u64 len;
68};
69
70struct qedr_create_cq_uresp {
71 __u32 db_offset;
72 __u16 icid;
73};
74
Ram Amranicecbcdd2016-10-10 13:15:34 +030075struct qedr_create_qp_ureq {
76 __u32 qp_handle_hi;
77 __u32 qp_handle_lo;
78
79 /* SQ */
80 /* user space virtual address of SQ buffer */
81 __u64 sq_addr;
82
83 /* length of SQ buffer */
84 __u64 sq_len;
85
86 /* RQ */
87 /* user space virtual address of RQ buffer */
88 __u64 rq_addr;
89
90 /* length of RQ buffer */
91 __u64 rq_len;
92};
93
94struct qedr_create_qp_uresp {
95 __u32 qp_id;
96 __u32 atomic_supported;
97
98 /* SQ */
99 __u32 sq_db_offset;
100 __u16 sq_icid;
101
102 /* RQ */
103 __u32 rq_db_offset;
104 __u16 rq_icid;
105
106 __u32 rq_db2_offset;
107};
108
Ram Amraniac1b36e2016-10-10 13:15:32 +0300109#endif /* __QEDR_USER_H__ */