blob: f892cf14e71282469673208b5e211e4d22e747a3 [file] [log] [blame]
Laurent Pinchart6d62ef32015-09-07 17:14:58 +03001/*
2 * rcar_du_vsp.h -- R-Car Display Unit VSP-Based Compositor
3 *
4 * Copyright (C) 2015 Renesas Electronics Corporation
5 *
6 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 */
13
14#include <drm/drmP.h>
15#include <drm/drm_atomic_helper.h>
16#include <drm/drm_crtc.h>
17#include <drm/drm_crtc_helper.h>
18#include <drm/drm_fb_cma_helper.h>
19#include <drm/drm_gem_cma_helper.h>
20#include <drm/drm_plane_helper.h>
21
22#include <linux/of_platform.h>
23#include <linux/videodev2.h>
24
25#include <media/vsp1.h>
26
27#include "rcar_du_drv.h"
28#include "rcar_du_kms.h"
29#include "rcar_du_vsp.h"
30
31void rcar_du_vsp_enable(struct rcar_du_crtc *crtc)
32{
33 const struct drm_display_mode *mode = &crtc->crtc.state->adjusted_mode;
Laurent Pinchart2427b302015-09-07 17:34:26 +030034 struct rcar_du_device *rcdu = crtc->group->dev;
Laurent Pinchart6d62ef32015-09-07 17:14:58 +030035 struct rcar_du_plane_state state = {
36 .state = {
37 .crtc = &crtc->crtc,
38 .crtc_x = 0,
39 .crtc_y = 0,
40 .crtc_w = mode->hdisplay,
41 .crtc_h = mode->vdisplay,
42 .src_x = 0,
43 .src_y = 0,
44 .src_w = mode->hdisplay << 16,
45 .src_h = mode->vdisplay << 16,
46 },
47 .format = rcar_du_format_info(DRM_FORMAT_ARGB8888),
Laurent Pinchart6d62ef32015-09-07 17:14:58 +030048 .source = RCAR_DU_PLANE_VSPD1,
49 .alpha = 255,
50 .colorkey = 0,
51 .zpos = 0,
52 };
53
Laurent Pinchart2427b302015-09-07 17:34:26 +030054 if (rcdu->info->gen >= 3)
55 state.hwindex = (crtc->index % 2) ? 2 : 0;
56 else
57 state.hwindex = crtc->index % 2;
58
Laurent Pinchart6d62ef32015-09-07 17:14:58 +030059 __rcar_du_plane_setup(crtc->group, &state);
60
61 /* Ensure that the plane source configuration takes effect by requesting
62 * a restart of the group. See rcar_du_plane_atomic_update() for a more
63 * detailed explanation.
64 *
65 * TODO: Check whether this is still needed on Gen3.
66 */
67 crtc->group->need_restart = true;
68
69 vsp1_du_setup_lif(crtc->vsp->vsp, mode->hdisplay, mode->vdisplay);
70}
71
72void rcar_du_vsp_disable(struct rcar_du_crtc *crtc)
73{
74 vsp1_du_setup_lif(crtc->vsp->vsp, 0, 0);
75}
76
77void rcar_du_vsp_atomic_begin(struct rcar_du_crtc *crtc)
78{
79 vsp1_du_atomic_begin(crtc->vsp->vsp);
80}
81
82void rcar_du_vsp_atomic_flush(struct rcar_du_crtc *crtc)
83{
84 vsp1_du_atomic_flush(crtc->vsp->vsp);
85}
86
87/* Keep the two tables in sync. */
88static const u32 formats_kms[] = {
89 DRM_FORMAT_RGB332,
90 DRM_FORMAT_ARGB4444,
91 DRM_FORMAT_XRGB4444,
92 DRM_FORMAT_ARGB1555,
93 DRM_FORMAT_XRGB1555,
94 DRM_FORMAT_RGB565,
95 DRM_FORMAT_BGR888,
96 DRM_FORMAT_RGB888,
97 DRM_FORMAT_BGRA8888,
98 DRM_FORMAT_BGRX8888,
99 DRM_FORMAT_ARGB8888,
100 DRM_FORMAT_XRGB8888,
101 DRM_FORMAT_UYVY,
102 DRM_FORMAT_VYUY,
103 DRM_FORMAT_YUYV,
104 DRM_FORMAT_YVYU,
105 DRM_FORMAT_NV12,
106 DRM_FORMAT_NV21,
107 DRM_FORMAT_NV16,
108 DRM_FORMAT_NV61,
Laurent Pinchart7863ac52015-11-12 02:03:47 +0200109 DRM_FORMAT_YUV420,
110 DRM_FORMAT_YVU420,
111 DRM_FORMAT_YUV422,
112 DRM_FORMAT_YVU422,
113 DRM_FORMAT_YUV444,
114 DRM_FORMAT_YVU444,
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300115};
116
117static const u32 formats_v4l2[] = {
118 V4L2_PIX_FMT_RGB332,
119 V4L2_PIX_FMT_ARGB444,
120 V4L2_PIX_FMT_XRGB444,
121 V4L2_PIX_FMT_ARGB555,
122 V4L2_PIX_FMT_XRGB555,
123 V4L2_PIX_FMT_RGB565,
124 V4L2_PIX_FMT_RGB24,
125 V4L2_PIX_FMT_BGR24,
126 V4L2_PIX_FMT_ARGB32,
127 V4L2_PIX_FMT_XRGB32,
128 V4L2_PIX_FMT_ABGR32,
129 V4L2_PIX_FMT_XBGR32,
130 V4L2_PIX_FMT_UYVY,
131 V4L2_PIX_FMT_VYUY,
132 V4L2_PIX_FMT_YUYV,
133 V4L2_PIX_FMT_YVYU,
134 V4L2_PIX_FMT_NV12M,
135 V4L2_PIX_FMT_NV21M,
136 V4L2_PIX_FMT_NV16M,
137 V4L2_PIX_FMT_NV61M,
Laurent Pinchart7863ac52015-11-12 02:03:47 +0200138 V4L2_PIX_FMT_YUV420M,
139 V4L2_PIX_FMT_YVU420M,
140 V4L2_PIX_FMT_YUV422M,
141 V4L2_PIX_FMT_YVU422M,
142 V4L2_PIX_FMT_YUV444M,
143 V4L2_PIX_FMT_YVU444M,
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300144};
145
146static void rcar_du_vsp_plane_setup(struct rcar_du_vsp_plane *plane)
147{
148 struct rcar_du_vsp_plane_state *state =
149 to_rcar_vsp_plane_state(plane->plane.state);
150 struct drm_framebuffer *fb = plane->plane.state->fb;
Laurent Pinchart41740822016-03-24 05:15:59 -0300151 struct vsp1_du_atomic_config cfg = {
152 .pixelformat = 0,
153 .pitch = fb->pitches[0],
154 .alpha = state->alpha,
155 .zpos = 0,
156 };
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300157 unsigned int i;
158
Laurent Pinchart41740822016-03-24 05:15:59 -0300159 cfg.src.left = state->state.src_x >> 16;
160 cfg.src.top = state->state.src_y >> 16;
161 cfg.src.width = state->state.src_w >> 16;
162 cfg.src.height = state->state.src_h >> 16;
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300163
Laurent Pinchart41740822016-03-24 05:15:59 -0300164 cfg.dst.left = state->state.crtc_x;
165 cfg.dst.top = state->state.crtc_y;
166 cfg.dst.width = state->state.crtc_w;
167 cfg.dst.height = state->state.crtc_h;
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300168
Laurent Pinchart7863ac52015-11-12 02:03:47 +0200169 for (i = 0; i < state->format->planes; ++i) {
170 struct drm_gem_cma_object *gem;
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300171
Laurent Pinchart7863ac52015-11-12 02:03:47 +0200172 gem = drm_fb_cma_get_gem_obj(fb, i);
Laurent Pinchart41740822016-03-24 05:15:59 -0300173 cfg.mem[i] = gem->paddr + fb->offsets[i];
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300174 }
175
176 for (i = 0; i < ARRAY_SIZE(formats_kms); ++i) {
177 if (formats_kms[i] == state->format->fourcc) {
Laurent Pinchart41740822016-03-24 05:15:59 -0300178 cfg.pixelformat = formats_v4l2[i];
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300179 break;
180 }
181 }
182
Laurent Pinchart41740822016-03-24 05:15:59 -0300183 WARN_ON(!cfg.pixelformat);
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300184
Laurent Pinchart41740822016-03-24 05:15:59 -0300185 vsp1_du_atomic_update(plane->vsp->vsp, plane->index, &cfg);
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300186}
187
188static int rcar_du_vsp_plane_atomic_check(struct drm_plane *plane,
189 struct drm_plane_state *state)
190{
191 struct rcar_du_vsp_plane_state *rstate = to_rcar_vsp_plane_state(state);
192 struct rcar_du_vsp_plane *rplane = to_rcar_vsp_plane(plane);
193 struct rcar_du_device *rcdu = rplane->vsp->dev;
194
195 if (!state->fb || !state->crtc) {
196 rstate->format = NULL;
197 return 0;
198 }
199
200 if (state->src_w >> 16 != state->crtc_w ||
201 state->src_h >> 16 != state->crtc_h) {
202 dev_dbg(rcdu->dev, "%s: scaling not supported\n", __func__);
203 return -EINVAL;
204 }
205
206 rstate->format = rcar_du_format_info(state->fb->pixel_format);
207 if (rstate->format == NULL) {
208 dev_dbg(rcdu->dev, "%s: unsupported format %08x\n", __func__,
209 state->fb->pixel_format);
210 return -EINVAL;
211 }
212
213 return 0;
214}
215
216static void rcar_du_vsp_plane_atomic_update(struct drm_plane *plane,
217 struct drm_plane_state *old_state)
218{
219 struct rcar_du_vsp_plane *rplane = to_rcar_vsp_plane(plane);
220
221 if (plane->state->crtc)
222 rcar_du_vsp_plane_setup(rplane);
223 else
Laurent Pinchart41740822016-03-24 05:15:59 -0300224 vsp1_du_atomic_update(rplane->vsp->vsp, rplane->index, NULL);
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300225}
226
227static const struct drm_plane_helper_funcs rcar_du_vsp_plane_helper_funcs = {
228 .atomic_check = rcar_du_vsp_plane_atomic_check,
229 .atomic_update = rcar_du_vsp_plane_atomic_update,
230};
231
232static struct drm_plane_state *
233rcar_du_vsp_plane_atomic_duplicate_state(struct drm_plane *plane)
234{
235 struct rcar_du_vsp_plane_state *state;
236 struct rcar_du_vsp_plane_state *copy;
237
238 if (WARN_ON(!plane->state))
239 return NULL;
240
241 state = to_rcar_vsp_plane_state(plane->state);
242 copy = kmemdup(state, sizeof(*state), GFP_KERNEL);
243 if (copy == NULL)
244 return NULL;
245
246 __drm_atomic_helper_plane_duplicate_state(plane, &copy->state);
247
248 return &copy->state;
249}
250
251static void rcar_du_vsp_plane_atomic_destroy_state(struct drm_plane *plane,
252 struct drm_plane_state *state)
253{
Daniel Vetter2f701692016-05-09 16:34:10 +0200254 __drm_atomic_helper_plane_destroy_state(state);
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300255 kfree(to_rcar_vsp_plane_state(state));
256}
257
258static void rcar_du_vsp_plane_reset(struct drm_plane *plane)
259{
260 struct rcar_du_vsp_plane_state *state;
261
262 if (plane->state) {
263 rcar_du_vsp_plane_atomic_destroy_state(plane, plane->state);
264 plane->state = NULL;
265 }
266
267 state = kzalloc(sizeof(*state), GFP_KERNEL);
268 if (state == NULL)
269 return;
270
271 state->alpha = 255;
272
273 plane->state = &state->state;
274 plane->state->plane = plane;
275}
276
277static int rcar_du_vsp_plane_atomic_set_property(struct drm_plane *plane,
278 struct drm_plane_state *state, struct drm_property *property,
279 uint64_t val)
280{
281 struct rcar_du_vsp_plane_state *rstate = to_rcar_vsp_plane_state(state);
282 struct rcar_du_device *rcdu = to_rcar_vsp_plane(plane)->vsp->dev;
283
284 if (property == rcdu->props.alpha)
285 rstate->alpha = val;
286 else
287 return -EINVAL;
288
289 return 0;
290}
291
292static int rcar_du_vsp_plane_atomic_get_property(struct drm_plane *plane,
293 const struct drm_plane_state *state, struct drm_property *property,
294 uint64_t *val)
295{
296 const struct rcar_du_vsp_plane_state *rstate =
297 container_of(state, const struct rcar_du_vsp_plane_state, state);
298 struct rcar_du_device *rcdu = to_rcar_vsp_plane(plane)->vsp->dev;
299
300 if (property == rcdu->props.alpha)
301 *val = rstate->alpha;
302 else
303 return -EINVAL;
304
305 return 0;
306}
307
308static const struct drm_plane_funcs rcar_du_vsp_plane_funcs = {
309 .update_plane = drm_atomic_helper_update_plane,
310 .disable_plane = drm_atomic_helper_disable_plane,
311 .reset = rcar_du_vsp_plane_reset,
312 .set_property = drm_atomic_helper_plane_set_property,
313 .destroy = drm_plane_cleanup,
314 .atomic_duplicate_state = rcar_du_vsp_plane_atomic_duplicate_state,
315 .atomic_destroy_state = rcar_du_vsp_plane_atomic_destroy_state,
316 .atomic_set_property = rcar_du_vsp_plane_atomic_set_property,
317 .atomic_get_property = rcar_du_vsp_plane_atomic_get_property,
318};
319
320int rcar_du_vsp_init(struct rcar_du_vsp *vsp)
321{
322 struct rcar_du_device *rcdu = vsp->dev;
323 struct platform_device *pdev;
324 struct device_node *np;
325 unsigned int i;
326 int ret;
327
328 /* Find the VSP device and initialize it. */
329 np = of_parse_phandle(rcdu->dev->of_node, "vsps", vsp->index);
330 if (!np) {
331 dev_err(rcdu->dev, "vsps node not found\n");
332 return -ENXIO;
333 }
334
335 pdev = of_find_device_by_node(np);
336 of_node_put(np);
337 if (!pdev)
338 return -ENXIO;
339
340 vsp->vsp = &pdev->dev;
341
342 ret = vsp1_du_init(vsp->vsp);
343 if (ret < 0)
344 return ret;
345
346 /* The VSP2D (Gen3) has 5 RPFs, but the VSP1D (Gen2) is limited to
Laurent Pinchart2427b302015-09-07 17:34:26 +0300347 * 4 RPFs.
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300348 */
Laurent Pinchart2427b302015-09-07 17:34:26 +0300349 vsp->num_planes = rcdu->info->gen >= 3 ? 5 : 4;
Laurent Pinchart6d62ef32015-09-07 17:14:58 +0300350
351 vsp->planes = devm_kcalloc(rcdu->dev, vsp->num_planes,
352 sizeof(*vsp->planes), GFP_KERNEL);
353 if (!vsp->planes)
354 return -ENOMEM;
355
356 for (i = 0; i < vsp->num_planes; ++i) {
357 enum drm_plane_type type = i ? DRM_PLANE_TYPE_OVERLAY
358 : DRM_PLANE_TYPE_PRIMARY;
359 struct rcar_du_vsp_plane *plane = &vsp->planes[i];
360
361 plane->vsp = vsp;
362 plane->index = i;
363
364 ret = drm_universal_plane_init(rcdu->ddev, &plane->plane,
365 1 << vsp->index,
366 &rcar_du_vsp_plane_funcs,
367 formats_kms,
368 ARRAY_SIZE(formats_kms), type,
369 NULL);
370 if (ret < 0)
371 return ret;
372
373 drm_plane_helper_add(&plane->plane,
374 &rcar_du_vsp_plane_helper_funcs);
375
376 if (type == DRM_PLANE_TYPE_PRIMARY)
377 continue;
378
379 drm_object_attach_property(&plane->plane.base,
380 rcdu->props.alpha, 255);
381 }
382
383 return 0;
384}