blob: 12e9c4ef0dec4426fb0197c62559152f623ef703 [file] [log] [blame]
Archit Tanejae1ef4d22010-09-15 18:47:29 +05301/*
2 * linux/drivers/video/omap2/dss/dss_features.h
3 *
4 * Copyright (C) 2010 Texas Instruments
5 * Author: Archit Taneja <archit@ti.com>
6 *
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms of the GNU General Public License version 2 as published by
9 * the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful, but WITHOUT
12 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
14 * more details.
15 *
16 * You should have received a copy of the GNU General Public License along with
17 * this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
20#ifndef __OMAP2_DSS_FEATURES_H
21#define __OMAP2_DSS_FEATURES_H
22
Archit Tanejad50cd032010-12-02 11:27:08 +000023#define MAX_DSS_MANAGERS 3
Archit Tanejae1ef4d22010-09-15 18:47:29 +053024#define MAX_DSS_OVERLAYS 3
Taneja, Architea751592011-03-08 05:50:35 -060025#define MAX_DSS_LCD_MANAGERS 2
Archit Tanejae1ef4d22010-09-15 18:47:29 +053026
27/* DSS has feature id */
28enum dss_feat_id {
29 FEAT_GLOBAL_ALPHA = 1 << 0,
30 FEAT_GLOBAL_ALPHA_VID1 = 1 << 1,
Samreen8fbde102010-11-04 12:28:41 +010031 FEAT_PRE_MULT_ALPHA = 1 << 2,
Archit Tanejad50cd032010-12-02 11:27:08 +000032 FEAT_LCDENABLEPOL = 1 << 3,
33 FEAT_LCDENABLESIGNAL = 1 << 4,
34 FEAT_PCKFREEENABLE = 1 << 5,
35 FEAT_FUNCGATED = 1 << 6,
36 FEAT_MGR_LCD2 = 1 << 7,
Archit Taneja87a74842011-03-02 11:19:50 +053037 FEAT_LINEBUFFERSPLIT = 1 << 8,
38 FEAT_ROWREPEATENABLE = 1 << 9,
39 FEAT_RESIZECONF = 1 << 10,
Murthy, Raghuveer5c6366e2011-03-03 09:27:58 -060040 /* Independent core clk divider */
41 FEAT_CORE_CLK_DIV = 1 << 11,
Taneja, Architea751592011-03-08 05:50:35 -060042 FEAT_LCD_CLK_SRC = 1 << 12,
Archit Tanejae1ef4d22010-09-15 18:47:29 +053043};
44
45/* DSS register field id */
46enum dss_feat_reg_field {
47 FEAT_REG_FIRHINC,
48 FEAT_REG_FIRVINC,
49 FEAT_REG_FIFOHIGHTHRESHOLD,
50 FEAT_REG_FIFOLOWTHRESHOLD,
51 FEAT_REG_FIFOSIZE,
Archit Taneja87a74842011-03-02 11:19:50 +053052 FEAT_REG_HORIZONTALACCU,
53 FEAT_REG_VERTICALACCU,
Taneja, Architea751592011-03-08 05:50:35 -060054 FEAT_REG_DISPC_CLK_SWITCH,
Taneja, Archit49641112011-03-14 23:28:23 -050055 FEAT_REG_DSIPLL_REGN,
56 FEAT_REG_DSIPLL_REGM,
57 FEAT_REG_DSIPLL_REGM_DISPC,
58 FEAT_REG_DSIPLL_REGM_DSI,
Archit Tanejae1ef4d22010-09-15 18:47:29 +053059};
60
Taneja, Archit31ef8232011-03-14 23:28:22 -050061enum dss_range_param {
62 FEAT_PARAM_DSS_FCK,
Taneja, Archit49641112011-03-14 23:28:23 -050063 FEAT_PARAM_DSIPLL_REGN,
64 FEAT_PARAM_DSIPLL_REGM,
65 FEAT_PARAM_DSIPLL_REGM_DISPC,
66 FEAT_PARAM_DSIPLL_REGM_DSI,
67 FEAT_PARAM_DSIPLL_FINT,
68 FEAT_PARAM_DSIPLL_LPDIV,
Taneja, Archit31ef8232011-03-14 23:28:22 -050069};
70
Archit Tanejae1ef4d22010-09-15 18:47:29 +053071/* DSS Feature Functions */
72int dss_feat_get_num_mgrs(void);
73int dss_feat_get_num_ovls(void);
Taneja, Archit31ef8232011-03-14 23:28:22 -050074unsigned long dss_feat_get_param_min(enum dss_range_param param);
75unsigned long dss_feat_get_param_max(enum dss_range_param param);
Archit Tanejae1ef4d22010-09-15 18:47:29 +053076enum omap_display_type dss_feat_get_supported_displays(enum omap_channel channel);
77enum omap_color_mode dss_feat_get_supported_color_modes(enum omap_plane plane);
Archit Taneja8dad2ab2010-11-25 17:58:10 +053078bool dss_feat_color_mode_supported(enum omap_plane plane,
79 enum omap_color_mode color_mode);
Archit Taneja067a57e2011-03-02 11:57:25 +053080const char *dss_feat_get_clk_source_name(enum dss_clk_source id);
Archit Tanejae1ef4d22010-09-15 18:47:29 +053081
82bool dss_has_feature(enum dss_feat_id id);
83void dss_feat_get_reg_field(enum dss_feat_reg_field id, u8 *start, u8 *end);
84void dss_features_init(void);
85#endif