Blame - drivers/gpu/drm/radeon/r600d.h - kernel/msm-4.19

2009-09-08 10:10:24 +1000

[diff] [blame]

/*

*

* Permission is hereby granted, free of charge, to any person obtaining a

6

* copy of this software and associated documentation files (the "Software"),

7

* to deal in the Software without restriction, including without limitation

8

* the rights to use, copy, modify, merge, publish, distribute, sublicense,

9

* and/or sell copies of the Software, and to permit persons to whom the

10

* Software is furnished to do so, subject to the following conditions:

11

*

12

* The above copyright notice and this permission notice shall be included in

13

* all copies or substantial portions of the Software.

14

*

15

* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR

16

* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,

17

* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL

18

* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR

19

* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,

20

* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR

21

* OTHER DEALINGS IN THE SOFTWARE.

22

*

23

* Authors: Dave Airlie

* Alex Deucher

* Jerome Glisse

*/

#ifndef R600D_H

#define R600D_H

#define CP_PACKET2 0x80000000

31

#define PACKET2_PAD_SHIFT 0

32

#define PACKET2_PAD_MASK (0x3fffffff << 0)

33

34

#define PACKET2(v) (CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))

35

36

#define R6XX_MAX_SH_GPRS 256

37

#define R6XX_MAX_TEMP_GPRS 16

38

#define R6XX_MAX_SH_THREADS 256

39

#define R6XX_MAX_SH_STACK_ENTRIES 4096

40

#define R6XX_MAX_BACKENDS 8

41

#define R6XX_MAX_BACKENDS_MASK 0xff

42

#define R6XX_MAX_SIMDS 8

43

#define R6XX_MAX_SIMDS_MASK 0xff

44

#define R6XX_MAX_PIPES 8

45

#define R6XX_MAX_PIPES_MASK 0xff

46

Alex Deucher

1679056

2010-11-14 20:24:35 -0500

[diff] [blame]

47

/* tiling bits */

48

#define ARRAY_LINEAR_GENERAL 0x00000000

49

#define ARRAY_LINEAR_ALIGNED 0x00000001

50

#define ARRAY_1D_TILED_THIN1 0x00000002

51

#define ARRAY_2D_TILED_THIN1 0x00000004

52

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

53

/* Registers */

54

#define ARB_POP 0x2418

55

#define ENABLE_TC128 (1 << 30)

56

#define ARB_GDEC_RD_CNTL 0x246C

57

58

#define CC_GC_SHADER_PIPE_CONFIG 0x8950

59

#define CC_RB_BACKEND_DISABLE 0x98F4

60

#define BACKEND_DISABLE(x) ((x) << 16)

61

Marek Olšák

523885d

2012-08-24 14:27:36 +0200

[diff] [blame]

62

#define R_028808_CB_COLOR_CONTROL 0x28808

63

#define S_028808_SPECIAL_OP(x) (((x) & 0x7) << 4)

64

#define G_028808_SPECIAL_OP(x) (((x) >> 4) & 0x7)

65

#define C_028808_SPECIAL_OP 0xFFFFFF8F

66

#define V_028808_SPECIAL_NORMAL 0x00

67

#define V_028808_SPECIAL_DISABLE 0x01

68

#define V_028808_SPECIAL_RESOLVE_BOX 0x07

69

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

70

#define CB_COLOR0_BASE 0x28040

71

#define CB_COLOR1_BASE 0x28044

72

#define CB_COLOR2_BASE 0x28048

73

#define CB_COLOR3_BASE 0x2804C

74

#define CB_COLOR4_BASE 0x28050

75

#define CB_COLOR5_BASE 0x28054

76

#define CB_COLOR6_BASE 0x28058

77

#define CB_COLOR7_BASE 0x2805C

78

#define CB_COLOR7_FRAG 0x280FC

79

80

#define CB_COLOR0_SIZE 0x28060

81

#define CB_COLOR0_VIEW 0x28080

Jerome Glisse

285484e

2011-12-16 17:03:42 -0500

[diff] [blame]

82

#define R_028080_CB_COLOR0_VIEW 0x028080

83

#define S_028080_SLICE_START(x) (((x) & 0x7FF) << 0)

84

#define G_028080_SLICE_START(x) (((x) >> 0) & 0x7FF)

85

#define C_028080_SLICE_START 0xFFFFF800

86

#define S_028080_SLICE_MAX(x) (((x) & 0x7FF) << 13)

87

#define G_028080_SLICE_MAX(x) (((x) >> 13) & 0x7FF)

88

#define C_028080_SLICE_MAX 0xFF001FFF

89

#define R_028084_CB_COLOR1_VIEW 0x028084

90

#define R_028088_CB_COLOR2_VIEW 0x028088

91

#define R_02808C_CB_COLOR3_VIEW 0x02808C

92

#define R_028090_CB_COLOR4_VIEW 0x028090

93

#define R_028094_CB_COLOR5_VIEW 0x028094

94

#define R_028098_CB_COLOR6_VIEW 0x028098

95

#define R_02809C_CB_COLOR7_VIEW 0x02809C

Marek Olšák

c116cc9

2012-08-19 02:22:09 +0200

[diff] [blame]

96

#define R_028100_CB_COLOR0_MASK 0x028100

97

#define S_028100_CMASK_BLOCK_MAX(x) (((x) & 0xFFF) << 0)

98

#define G_028100_CMASK_BLOCK_MAX(x) (((x) >> 0) & 0xFFF)

99

#define C_028100_CMASK_BLOCK_MAX 0xFFFFF000

100

#define S_028100_FMASK_TILE_MAX(x) (((x) & 0xFFFFF) << 12)

101

#define G_028100_FMASK_TILE_MAX(x) (((x) >> 12) & 0xFFFFF)

102

#define C_028100_FMASK_TILE_MAX 0x00000FFF

103

#define R_028104_CB_COLOR1_MASK 0x028104

104

#define R_028108_CB_COLOR2_MASK 0x028108

105

#define R_02810C_CB_COLOR3_MASK 0x02810C

106

#define R_028110_CB_COLOR4_MASK 0x028110

107

#define R_028114_CB_COLOR5_MASK 0x028114

108

#define R_028118_CB_COLOR6_MASK 0x028118

109

#define R_02811C_CB_COLOR7_MASK 0x02811C

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

110

#define CB_COLOR0_INFO 0x280a0

Ilija Hadzic

3a38612

2011-10-12 23:29:37 -0400

[diff] [blame]

111

# define CB_FORMAT(x) ((x) << 2)

112

# define CB_ARRAY_MODE(x) ((x) << 8)

113

# define CB_SOURCE_FORMAT(x) ((x) << 27)

114

# define CB_SF_EXPORT_FULL 0

115

# define CB_SF_EXPORT_NORM 1

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

116

#define CB_COLOR0_TILE 0x280c0

117

#define CB_COLOR0_FRAG 0x280e0

118

#define CB_COLOR0_MASK 0x28100

119

Alex Deucher

5f77df3

2010-03-26 14:52:32 -0400

[diff] [blame]

120

#define SQ_ALU_CONST_CACHE_PS_0 0x28940

121

#define SQ_ALU_CONST_CACHE_PS_1 0x28944

122

#define SQ_ALU_CONST_CACHE_PS_2 0x28948

123

#define SQ_ALU_CONST_CACHE_PS_3 0x2894c

124

#define SQ_ALU_CONST_CACHE_PS_4 0x28950

125

#define SQ_ALU_CONST_CACHE_PS_5 0x28954

126

#define SQ_ALU_CONST_CACHE_PS_6 0x28958

127

#define SQ_ALU_CONST_CACHE_PS_7 0x2895c

128

#define SQ_ALU_CONST_CACHE_PS_8 0x28960

129

#define SQ_ALU_CONST_CACHE_PS_9 0x28964

130

#define SQ_ALU_CONST_CACHE_PS_10 0x28968

131

#define SQ_ALU_CONST_CACHE_PS_11 0x2896c

132

#define SQ_ALU_CONST_CACHE_PS_12 0x28970

133

#define SQ_ALU_CONST_CACHE_PS_13 0x28974

134

#define SQ_ALU_CONST_CACHE_PS_14 0x28978

135

#define SQ_ALU_CONST_CACHE_PS_15 0x2897c

136

#define SQ_ALU_CONST_CACHE_VS_0 0x28980

137

#define SQ_ALU_CONST_CACHE_VS_1 0x28984

138

#define SQ_ALU_CONST_CACHE_VS_2 0x28988

139

#define SQ_ALU_CONST_CACHE_VS_3 0x2898c

140

#define SQ_ALU_CONST_CACHE_VS_4 0x28990

141

#define SQ_ALU_CONST_CACHE_VS_5 0x28994

142

#define SQ_ALU_CONST_CACHE_VS_6 0x28998

143

#define SQ_ALU_CONST_CACHE_VS_7 0x2899c

144

#define SQ_ALU_CONST_CACHE_VS_8 0x289a0

145

#define SQ_ALU_CONST_CACHE_VS_9 0x289a4

146

#define SQ_ALU_CONST_CACHE_VS_10 0x289a8

147

#define SQ_ALU_CONST_CACHE_VS_11 0x289ac

148

#define SQ_ALU_CONST_CACHE_VS_12 0x289b0

149

#define SQ_ALU_CONST_CACHE_VS_13 0x289b4

150

#define SQ_ALU_CONST_CACHE_VS_14 0x289b8

151

#define SQ_ALU_CONST_CACHE_VS_15 0x289bc

152

#define SQ_ALU_CONST_CACHE_GS_0 0x289c0

153

#define SQ_ALU_CONST_CACHE_GS_1 0x289c4

154

#define SQ_ALU_CONST_CACHE_GS_2 0x289c8

155

#define SQ_ALU_CONST_CACHE_GS_3 0x289cc

156

#define SQ_ALU_CONST_CACHE_GS_4 0x289d0

157

#define SQ_ALU_CONST_CACHE_GS_5 0x289d4

158

#define SQ_ALU_CONST_CACHE_GS_6 0x289d8

159

#define SQ_ALU_CONST_CACHE_GS_7 0x289dc

160

#define SQ_ALU_CONST_CACHE_GS_8 0x289e0

161

#define SQ_ALU_CONST_CACHE_GS_9 0x289e4

162

#define SQ_ALU_CONST_CACHE_GS_10 0x289e8

163

#define SQ_ALU_CONST_CACHE_GS_11 0x289ec

164

#define SQ_ALU_CONST_CACHE_GS_12 0x289f0

165

#define SQ_ALU_CONST_CACHE_GS_13 0x289f4

166

#define SQ_ALU_CONST_CACHE_GS_14 0x289f8

167

#define SQ_ALU_CONST_CACHE_GS_15 0x289fc

168

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

169

#define CONFIG_MEMSIZE 0x5428

Dave Airlie

28d5204

2009-09-21 14:33:58 +1000

[diff] [blame]

170

#define CONFIG_CNTL 0x5424

Jerome Glisse

440a7cd

2012-06-27 12:25:01 -0400

[diff] [blame]

171

#define CP_STALLED_STAT1 0x8674

172

#define CP_STALLED_STAT2 0x8678

173

#define CP_BUSY_STAT 0x867C

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

174

#define CP_STAT 0x8680

175

#define CP_COHER_BASE 0x85F8

176

#define CP_DEBUG 0xC1FC

177

#define R_0086D8_CP_ME_CNTL 0x86D8

Alex Deucher

d3cb781

2013-01-18 13:53:37 -0500

[diff] [blame]

178

#define S_0086D8_CP_PFP_HALT(x) (((x) & 1)<<26)

179

#define C_0086D8_CP_PFP_HALT(x) ((x) & 0xFBFFFFFF)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

180

#define S_0086D8_CP_ME_HALT(x) (((x) & 1)<<28)

181

#define C_0086D8_CP_ME_HALT(x) ((x) & 0xEFFFFFFF)

182

#define CP_ME_RAM_DATA 0xC160

183

#define CP_ME_RAM_RADDR 0xC158

184

#define CP_ME_RAM_WADDR 0xC15C

185

#define CP_MEQ_THRESHOLDS 0x8764

186

#define MEQ_END(x) ((x) << 16)

187

#define ROQ_END(x) ((x) << 24)

188

#define CP_PERFMON_CNTL 0x87FC

189

#define CP_PFP_UCODE_ADDR 0xC150

190

#define CP_PFP_UCODE_DATA 0xC154

191

#define CP_QUEUE_THRESHOLDS 0x8760

192

#define ROQ_IB1_START(x) ((x) << 0)

193

#define ROQ_IB2_START(x) ((x) << 8)

194

#define CP_RB_BASE 0xC100

195

#define CP_RB_CNTL 0xC104

Cédric Cano

4eace7f

2011-02-11 19:45:38 -0500

[diff] [blame]

196

#define RB_BUFSZ(x) ((x) << 0)

197

#define RB_BLKSZ(x) ((x) << 8)

198

#define RB_NO_UPDATE (1 << 27)

199

#define RB_RPTR_WR_ENA (1 << 31)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

200

#define BUF_SWAP_32BIT (2 << 16)

201

#define CP_RB_RPTR 0x8700

202

#define CP_RB_RPTR_ADDR 0xC10C

Cédric Cano

4eace7f

2011-02-11 19:45:38 -0500

[diff] [blame]

203

#define RB_RPTR_SWAP(x) ((x) << 0)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

204

#define CP_RB_RPTR_ADDR_HI 0xC110

205

#define CP_RB_RPTR_WR 0xC108

206

#define CP_RB_WPTR 0xC114

207

#define CP_RB_WPTR_ADDR 0xC118

208

#define CP_RB_WPTR_ADDR_HI 0xC11C

209

#define CP_RB_WPTR_DELAY 0x8704

210

#define CP_ROQ_IB1_STAT 0x8784

211

#define CP_ROQ_IB2_STAT 0x8788

212

#define CP_SEM_WAIT_TIMER 0x85BC

213

214

#define DB_DEBUG 0x9830

215

#define PREZ_MUST_WAIT_FOR_POSTZ_DONE (1 << 31)

216

#define DB_DEPTH_BASE 0x2800C

Alex Deucher

a39533b

2009-11-09 16:41:21 -0500

[diff] [blame]

217

#define DB_HTILE_DATA_BASE 0x28014

Jerome Glisse

88f50c8

2012-03-21 19:18:21 -0400

[diff] [blame]

218

#define DB_HTILE_SURFACE 0x28D24

219

#define S_028D24_HTILE_WIDTH(x) (((x) & 0x1) << 0)

220

#define G_028D24_HTILE_WIDTH(x) (((x) >> 0) & 0x1)

221

#define C_028D24_HTILE_WIDTH 0xFFFFFFFE

222

#define S_028D24_HTILE_HEIGHT(x) (((x) & 0x1) << 1)

223

#define G_028D24_HTILE_HEIGHT(x) (((x) >> 1) & 0x1)

224

#define C_028D24_HTILE_HEIGHT 0xFFFFFFFD

225

#define G_028D24_LINEAR(x) (((x) >> 2) & 0x1)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

226

#define DB_WATERMARKS 0x9838

227

#define DEPTH_FREE(x) ((x) << 0)

228

#define DEPTH_FLUSH(x) ((x) << 5)

229

#define DEPTH_PENDING_FREE(x) ((x) << 15)

230

#define DEPTH_CACHELINE_FREE(x) ((x) << 20)

231

232

#define DCP_TILING_CONFIG 0x6CA0

233

#define PIPE_TILING(x) ((x) << 1)

234

#define BANK_TILING(x) ((x) << 4)

235

#define GROUP_SIZE(x) ((x) << 6)

236

#define ROW_TILING(x) ((x) << 8)

237

#define BANK_SWAPS(x) ((x) << 11)

238

#define SAMPLE_SPLIT(x) ((x) << 14)

239

#define BACKEND_MAP(x) ((x) << 16)

240

241

#define GB_TILING_CONFIG 0x98F0

Alex Deucher

416a2bd

2012-05-31 19:00:25 -0400

[diff] [blame]

242

#define PIPE_TILING__SHIFT 1

243

#define PIPE_TILING__MASK 0x0000000e

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

244

245

#define GC_USER_SHADER_PIPE_CONFIG 0x8954

246

#define INACTIVE_QD_PIPES(x) ((x) << 8)

247

#define INACTIVE_QD_PIPES_MASK 0x0000FF00

248

#define INACTIVE_SIMDS(x) ((x) << 16)

249

#define INACTIVE_SIMDS_MASK 0x00FF0000

250

251

#define SQ_CONFIG 0x8c00

252

# define VC_ENABLE (1 << 0)

253

# define EXPORT_SRC_C (1 << 1)

254

# define DX9_CONSTS (1 << 2)

255

# define ALU_INST_PREFER_VECTOR (1 << 3)

256

# define DX10_CLAMP (1 << 4)

257

# define CLAUSE_SEQ_PRIO(x) ((x) << 8)

258

# define PS_PRIO(x) ((x) << 24)

259

# define VS_PRIO(x) ((x) << 26)

260

# define GS_PRIO(x) ((x) << 28)

261

# define ES_PRIO(x) ((x) << 30)

262

#define SQ_GPR_RESOURCE_MGMT_1 0x8c04

263

# define NUM_PS_GPRS(x) ((x) << 0)

264

# define NUM_VS_GPRS(x) ((x) << 16)

265

# define NUM_CLAUSE_TEMP_GPRS(x) ((x) << 28)

266

#define SQ_GPR_RESOURCE_MGMT_2 0x8c08

267

# define NUM_GS_GPRS(x) ((x) << 0)

268

# define NUM_ES_GPRS(x) ((x) << 16)

269

#define SQ_THREAD_RESOURCE_MGMT 0x8c0c

270

# define NUM_PS_THREADS(x) ((x) << 0)

271

# define NUM_VS_THREADS(x) ((x) << 8)

272

# define NUM_GS_THREADS(x) ((x) << 16)

273

# define NUM_ES_THREADS(x) ((x) << 24)

274

#define SQ_STACK_RESOURCE_MGMT_1 0x8c10

275

# define NUM_PS_STACK_ENTRIES(x) ((x) << 0)

276

# define NUM_VS_STACK_ENTRIES(x) ((x) << 16)

277

#define SQ_STACK_RESOURCE_MGMT_2 0x8c14

278

# define NUM_GS_STACK_ENTRIES(x) ((x) << 0)

279

# define NUM_ES_STACK_ENTRIES(x) ((x) << 16)

Alex Deucher

a39533b

2009-11-09 16:41:21 -0500

[diff] [blame]

280

#define SQ_ESGS_RING_BASE 0x8c40

281

#define SQ_GSVS_RING_BASE 0x8c48

282

#define SQ_ESTMP_RING_BASE 0x8c50

283

#define SQ_GSTMP_RING_BASE 0x8c58

284

#define SQ_VSTMP_RING_BASE 0x8c60

285

#define SQ_PSTMP_RING_BASE 0x8c68

286

#define SQ_FBUF_RING_BASE 0x8c70

287

#define SQ_REDUC_RING_BASE 0x8c78

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

288

289

#define GRBM_CNTL 0x8000

290

# define GRBM_READ_TIMEOUT(x) ((x) << 0)

291

#define GRBM_STATUS 0x8010

292

#define CMDFIFO_AVAIL_MASK 0x0000001F

293

#define GUI_ACTIVE (1<<31)

294

#define GRBM_STATUS2 0x8014

295

#define GRBM_SOFT_RESET 0x8020

296

#define SOFT_RESET_CP (1<<0)

297

Alex Deucher

4a6369e

2013-04-12 14:04:10 -0400

[diff] [blame]

298

#define CG_THERMAL_CTRL 0x7F0

299

#define DIG_THERM_DPM(x) ((x) << 12)

300

#define DIG_THERM_DPM_MASK 0x000FF000

301

#define DIG_THERM_DPM_SHIFT 12

Alex Deucher

21a8122

2010-07-02 12:58:16 -0400

[diff] [blame]

302

#define CG_THERMAL_STATUS 0x7F4

303

#define ASIC_T(x) ((x) << 0)

304

#define ASIC_T_MASK 0x1FF

305

#define ASIC_T_SHIFT 0

Alex Deucher

4a6369e

2013-04-12 14:04:10 -0400

[diff] [blame]

306

#define CG_THERMAL_INT 0x7F8

307

#define DIG_THERM_INTH(x) ((x) << 8)

308

#define DIG_THERM_INTH_MASK 0x0000FF00

309

#define DIG_THERM_INTH_SHIFT 8

310

#define DIG_THERM_INTL(x) ((x) << 16)

311

#define DIG_THERM_INTL_MASK 0x00FF0000

312

#define DIG_THERM_INTL_SHIFT 16

313

#define THERM_INT_MASK_HIGH (1 << 24)

314

#define THERM_INT_MASK_LOW (1 << 25)

Alex Deucher

21a8122

2010-07-02 12:58:16 -0400

[diff] [blame]

315

Alex Deucher

66229b2

2013-06-26 00:11:19 -0400

[diff] [blame]

316

#define RV770_CG_THERMAL_INT 0x734

317

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

318

#define HDP_HOST_PATH_CNTL 0x2C00

319

#define HDP_NONSURFACE_BASE 0x2C04

320

#define HDP_NONSURFACE_INFO 0x2C08

321

#define HDP_NONSURFACE_SIZE 0x2C0C

322

#define HDP_REG_COHERENCY_FLUSH_CNTL 0x54A0

323

#define HDP_TILING_CONFIG 0x2F3C

Alex Deucher

812d046

2010-07-26 18:51:53 -0400

[diff] [blame]

324

#define HDP_DEBUG1 0x2F34

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

325

326

#define MC_VM_AGP_TOP 0x2184

327

#define MC_VM_AGP_BOT 0x2188

328

#define MC_VM_AGP_BASE 0x218C

329

#define MC_VM_FB_LOCATION 0x2180

330

#define MC_VM_L1_TLB_MCD_RD_A_CNTL 0x219C

331

#define ENABLE_L1_TLB (1 << 0)

332

#define ENABLE_L1_FRAGMENT_PROCESSING (1 << 1)

333

#define ENABLE_L1_STRICT_ORDERING (1 << 2)

334

#define SYSTEM_ACCESS_MODE_MASK 0x000000C0

335

#define SYSTEM_ACCESS_MODE_SHIFT 6

336

#define SYSTEM_ACCESS_MODE_PA_ONLY (0 << 6)

337

#define SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 6)

338

#define SYSTEM_ACCESS_MODE_IN_SYS (2 << 6)

339

#define SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 6)

340

#define SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 8)

341

#define SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE (1 << 8)

342

#define ENABLE_SEMAPHORE_MODE (1 << 10)

343

#define ENABLE_WAIT_L2_QUERY (1 << 11)

344

#define EFFECTIVE_L1_TLB_SIZE(x) (((x) & 7) << 12)

345

#define EFFECTIVE_L1_TLB_SIZE_MASK 0x00007000

346

#define EFFECTIVE_L1_TLB_SIZE_SHIFT 12

347

#define EFFECTIVE_L1_QUEUE_SIZE(x) (((x) & 7) << 15)

348

#define EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00038000

349

#define EFFECTIVE_L1_QUEUE_SIZE_SHIFT 15

350

#define MC_VM_L1_TLB_MCD_RD_B_CNTL 0x21A0

351

#define MC_VM_L1_TLB_MCB_RD_GFX_CNTL 0x21FC

352

#define MC_VM_L1_TLB_MCB_RD_HDP_CNTL 0x2204

353

#define MC_VM_L1_TLB_MCB_RD_PDMA_CNTL 0x2208

354

#define MC_VM_L1_TLB_MCB_RD_SEM_CNTL 0x220C

355

#define MC_VM_L1_TLB_MCB_RD_SYS_CNTL 0x2200

356

#define MC_VM_L1_TLB_MCD_WR_A_CNTL 0x21A4

357

#define MC_VM_L1_TLB_MCD_WR_B_CNTL 0x21A8

358

#define MC_VM_L1_TLB_MCB_WR_GFX_CNTL 0x2210

359

#define MC_VM_L1_TLB_MCB_WR_HDP_CNTL 0x2218

360

#define MC_VM_L1_TLB_MCB_WR_PDMA_CNTL 0x221C

361

#define MC_VM_L1_TLB_MCB_WR_SEM_CNTL 0x2220

362

#define MC_VM_L1_TLB_MCB_WR_SYS_CNTL 0x2214

363

#define MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2190

364

#define LOGICAL_PAGE_NUMBER_MASK 0x000FFFFF

365

#define LOGICAL_PAGE_NUMBER_SHIFT 0

366

#define MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2194

367

#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x2198

368

369

#define PA_CL_ENHANCE 0x8A14

370

#define CLIP_VTX_REORDER_ENA (1 << 0)

371

#define NUM_CLIP_SEQ(x) ((x) << 1)

372

#define PA_SC_AA_CONFIG 0x28C04

373

#define PA_SC_AA_SAMPLE_LOCS_2S 0x8B40

374

#define PA_SC_AA_SAMPLE_LOCS_4S 0x8B44

375

#define PA_SC_AA_SAMPLE_LOCS_8S_WD0 0x8B48

376

#define PA_SC_AA_SAMPLE_LOCS_8S_WD1 0x8B4C

377

#define S0_X(x) ((x) << 0)

378

#define S0_Y(x) ((x) << 4)

379

#define S1_X(x) ((x) << 8)

380

#define S1_Y(x) ((x) << 12)

381

#define S2_X(x) ((x) << 16)

382

#define S2_Y(x) ((x) << 20)

383

#define S3_X(x) ((x) << 24)

384

#define S3_Y(x) ((x) << 28)

385

#define S4_X(x) ((x) << 0)

386

#define S4_Y(x) ((x) << 4)

387

#define S5_X(x) ((x) << 8)

388

#define S5_Y(x) ((x) << 12)

389

#define S6_X(x) ((x) << 16)

390

#define S6_Y(x) ((x) << 20)

391

#define S7_X(x) ((x) << 24)

392

#define S7_Y(x) ((x) << 28)

393

#define PA_SC_CLIPRECT_RULE 0x2820c

394

#define PA_SC_ENHANCE 0x8BF0

395

#define FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0)

396

#define FORCE_EOV_MAX_TILE_CNT(x) ((x) << 12)

397

#define PA_SC_LINE_STIPPLE 0x28A0C

398

#define PA_SC_LINE_STIPPLE_STATE 0x8B10

399

#define PA_SC_MODE_CNTL 0x28A4C

400

#define PA_SC_MULTI_CHIP_CNTL 0x8B20

401

402

#define PA_SC_SCREEN_SCISSOR_TL 0x28030

403

#define PA_SC_GENERIC_SCISSOR_TL 0x28240

404

#define PA_SC_WINDOW_SCISSOR_TL 0x28204

405

406

#define PCIE_PORT_INDEX 0x0038

407

#define PCIE_PORT_DATA 0x003C

408

Alex Deucher

5885b7a

2009-10-19 17:23:33 -0400

[diff] [blame]

409

#define CHMAP 0x2004

410

#define NOOFCHAN_SHIFT 12

411

#define NOOFCHAN_MASK 0x00003000

412

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

413

#define RAMCFG 0x2408

414

#define NOOFBANK_SHIFT 0

415

#define NOOFBANK_MASK 0x00000001

416

#define NOOFRANK_SHIFT 1

417

#define NOOFRANK_MASK 0x00000002

418

#define NOOFROWS_SHIFT 2

419

#define NOOFROWS_MASK 0x0000001C

420

#define NOOFCOLS_SHIFT 5

421

#define NOOFCOLS_MASK 0x00000060

422

#define CHANSIZE_SHIFT 7

423

#define CHANSIZE_MASK 0x00000080

424

#define BURSTLENGTH_SHIFT 8

425

#define BURSTLENGTH_MASK 0x00000100

426

#define CHANSIZE_OVERRIDE (1 << 10)

427

428

#define SCRATCH_REG0 0x8500

429

#define SCRATCH_REG1 0x8504

430

#define SCRATCH_REG2 0x8508

431

#define SCRATCH_REG3 0x850C

432

#define SCRATCH_REG4 0x8510

433

#define SCRATCH_REG5 0x8514

434

#define SCRATCH_REG6 0x8518

435

#define SCRATCH_REG7 0x851C

436

#define SCRATCH_UMSK 0x8540

437

#define SCRATCH_ADDR 0x8544

438

439

#define SPI_CONFIG_CNTL 0x9100

440

#define GPR_WRITE_PRIORITY(x) ((x) << 0)

441

#define DISABLE_INTERP_1 (1 << 5)

442

#define SPI_CONFIG_CNTL_1 0x913C

443

#define VTX_DONE_DELAY(x) ((x) << 0)

444

#define INTERP_ONE_PRIM_PER_ROW (1 << 4)

445

#define SPI_INPUT_Z 0x286D8

446

#define SPI_PS_IN_CONTROL_0 0x286CC

447

#define NUM_INTERP(x) ((x)<<0)

448

#define POSITION_ENA (1<<8)

449

#define POSITION_CENTROID (1<<9)

450

#define POSITION_ADDR(x) ((x)<<10)

451

#define PARAM_GEN(x) ((x)<<15)

452

#define PARAM_GEN_ADDR(x) ((x)<<19)

453

#define BARYC_SAMPLE_CNTL(x) ((x)<<26)

454

#define PERSP_GRADIENT_ENA (1<<28)

455

#define LINEAR_GRADIENT_ENA (1<<29)

456

#define POSITION_SAMPLE (1<<30)

457

#define BARYC_AT_SAMPLE_ENA (1<<31)

458

#define SPI_PS_IN_CONTROL_1 0x286D0

459

#define GEN_INDEX_PIX (1<<0)

460

#define GEN_INDEX_PIX_ADDR(x) ((x)<<1)

461

#define FRONT_FACE_ENA (1<<8)

462

#define FRONT_FACE_CHAN(x) ((x)<<9)

463

#define FRONT_FACE_ALL_BITS (1<<11)

464

#define FRONT_FACE_ADDR(x) ((x)<<12)

465

#define FOG_ADDR(x) ((x)<<17)

466

#define FIXED_PT_POSITION_ENA (1<<24)

467

#define FIXED_PT_POSITION_ADDR(x) ((x)<<25)

468

469

#define SQ_MS_FIFO_SIZES 0x8CF0

470

#define CACHE_FIFO_SIZE(x) ((x) << 0)

471

#define FETCH_FIFO_HIWATER(x) ((x) << 8)

472

#define DONE_FIFO_HIWATER(x) ((x) << 16)

473

#define ALU_UPDATE_FIFO_HIWATER(x) ((x) << 24)

474

#define SQ_PGM_START_ES 0x28880

475

#define SQ_PGM_START_FS 0x28894

476

#define SQ_PGM_START_GS 0x2886C

477

#define SQ_PGM_START_PS 0x28840

478

#define SQ_PGM_RESOURCES_PS 0x28850

479

#define SQ_PGM_EXPORTS_PS 0x28854

480

#define SQ_PGM_CF_OFFSET_PS 0x288cc

481

#define SQ_PGM_START_VS 0x28858

482

#define SQ_PGM_RESOURCES_VS 0x28868

483

#define SQ_PGM_CF_OFFSET_VS 0x288d0

Ilija Hadzic

3a38612

2011-10-12 23:29:37 -0400

[diff] [blame]

484

485

#define SQ_VTX_CONSTANT_WORD0_0 0x30000

486

#define SQ_VTX_CONSTANT_WORD1_0 0x30004

487

#define SQ_VTX_CONSTANT_WORD2_0 0x30008

488

# define SQ_VTXC_BASE_ADDR_HI(x) ((x) << 0)

489

# define SQ_VTXC_STRIDE(x) ((x) << 8)

490

# define SQ_VTXC_ENDIAN_SWAP(x) ((x) << 30)

491

# define SQ_ENDIAN_NONE 0

492

# define SQ_ENDIAN_8IN16 1

493

# define SQ_ENDIAN_8IN32 2

494

#define SQ_VTX_CONSTANT_WORD3_0 0x3000c

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

495

#define SQ_VTX_CONSTANT_WORD6_0 0x38018

496

#define S__SQ_VTX_CONSTANT_TYPE(x) (((x) & 3) << 30)

497

#define G__SQ_VTX_CONSTANT_TYPE(x) (((x) >> 30) & 3)

498

#define SQ_TEX_VTX_INVALID_TEXTURE 0x0

499

#define SQ_TEX_VTX_INVALID_BUFFER 0x1

500

#define SQ_TEX_VTX_VALID_TEXTURE 0x2

501

#define SQ_TEX_VTX_VALID_BUFFER 0x3

502

503

504

#define SX_MISC 0x28350

Alex Deucher

a39533b

2009-11-09 16:41:21 -0500

[diff] [blame]

505

#define SX_MEMORY_EXPORT_BASE 0x9010

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

506

#define SX_DEBUG_1 0x9054

507

#define SMX_EVENT_RELEASE (1 << 0)

508

#define ENABLE_NEW_SMX_ADDRESS (1 << 16)

509

510

#define TA_CNTL_AUX 0x9508

511

#define DISABLE_CUBE_WRAP (1 << 0)

512

#define DISABLE_CUBE_ANISO (1 << 1)

513

#define SYNC_GRADIENT (1 << 24)

514

#define SYNC_WALKER (1 << 25)

515

#define SYNC_ALIGNER (1 << 26)

516

#define BILINEAR_PRECISION_6_BIT (0 << 31)

517

#define BILINEAR_PRECISION_8_BIT (1 << 31)

518

519

#define TC_CNTL 0x9608

520

#define TC_L2_SIZE(x) ((x)<<5)

521

#define L2_DISABLE_LATE_HIT (1<<9)

522

Alex Deucher

b866d13

2012-06-14 22:06:36 +0200

[diff] [blame]

523

#define VC_ENHANCE 0x9714

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

524

525

#define VGT_CACHE_INVALIDATION 0x88C4

526

#define CACHE_INVALIDATION(x) ((x)<<0)

#define VC_ONLY 0

#define TC_ONLY 1

#define VC_AND_TC 2

#define VGT_DMA_BASE 0x287E8

531

#define VGT_DMA_BASE_HI 0x287E4

532

#define VGT_ES_PER_GS 0x88CC

533

#define VGT_GS_PER_ES 0x88C8

534

#define VGT_GS_PER_VS 0x88E8

535

#define VGT_GS_VERTEX_REUSE 0x88D4

536

#define VGT_PRIMITIVE_TYPE 0x8958

537

#define VGT_NUM_INSTANCES 0x8974

538

#define VGT_OUT_DEALLOC_CNTL 0x28C5C

539

#define DEALLOC_DIST_MASK 0x0000007F

540

#define VGT_STRMOUT_BASE_OFFSET_0 0x28B10

541

#define VGT_STRMOUT_BASE_OFFSET_1 0x28B14

542

#define VGT_STRMOUT_BASE_OFFSET_2 0x28B18

543

#define VGT_STRMOUT_BASE_OFFSET_3 0x28B1c

544

#define VGT_STRMOUT_BASE_OFFSET_HI_0 0x28B44

545

#define VGT_STRMOUT_BASE_OFFSET_HI_1 0x28B48

546

#define VGT_STRMOUT_BASE_OFFSET_HI_2 0x28B4c

547

#define VGT_STRMOUT_BASE_OFFSET_HI_3 0x28B50

548

#define VGT_STRMOUT_BUFFER_BASE_0 0x28AD8

549

#define VGT_STRMOUT_BUFFER_BASE_1 0x28AE8

550

#define VGT_STRMOUT_BUFFER_BASE_2 0x28AF8

551

#define VGT_STRMOUT_BUFFER_BASE_3 0x28B08

552

#define VGT_STRMOUT_BUFFER_OFFSET_0 0x28ADC

553

#define VGT_STRMOUT_BUFFER_OFFSET_1 0x28AEC

554

#define VGT_STRMOUT_BUFFER_OFFSET_2 0x28AFC

555

#define VGT_STRMOUT_BUFFER_OFFSET_3 0x28B0C

Marek Olšák

dd220a0

2012-01-27 12:17:59 -0500

[diff] [blame]

556

#define VGT_STRMOUT_BUFFER_SIZE_0 0x28AD0

557

#define VGT_STRMOUT_BUFFER_SIZE_1 0x28AE0

558

#define VGT_STRMOUT_BUFFER_SIZE_2 0x28AF0

559

#define VGT_STRMOUT_BUFFER_SIZE_3 0x28B00

560

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

561

#define VGT_STRMOUT_EN 0x28AB0

562

#define VGT_VERTEX_REUSE_BLOCK_CNTL 0x28C58

563

#define VTX_REUSE_DEPTH_MASK 0x000000FF

564

#define VGT_EVENT_INITIATOR 0x28a90

Alex Deucher

d0f8a85

2010-09-04 05:04:34 -0400

[diff] [blame]

565

# define CACHE_FLUSH_AND_INV_EVENT_TS (0x14 << 0)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

566

# define CACHE_FLUSH_AND_INV_EVENT (0x16 << 0)

567

568

#define VM_CONTEXT0_CNTL 0x1410

569

#define ENABLE_CONTEXT (1 << 0)

570

#define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1)

571

#define RANGE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 4)

572

#define VM_CONTEXT0_INVALIDATION_LOW_ADDR 0x1490

573

#define VM_CONTEXT0_INVALIDATION_HIGH_ADDR 0x14B0

574

#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x1574

575

#define VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x1594

576

#define VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x15B4

577

#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR 0x1554

578

#define VM_CONTEXT0_REQUEST_RESPONSE 0x1470

579

#define REQUEST_TYPE(x) (((x) & 0xf) << 0)

580

#define RESPONSE_TYPE_MASK 0x000000F0

581

#define RESPONSE_TYPE_SHIFT 4

582

#define VM_L2_CNTL 0x1400

583

#define ENABLE_L2_CACHE (1 << 0)

584

#define ENABLE_L2_FRAGMENT_PROCESSING (1 << 1)

585

#define ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE (1 << 9)

586

#define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 13)

587

#define VM_L2_CNTL2 0x1404

588

#define INVALIDATE_ALL_L1_TLBS (1 << 0)

589

#define INVALIDATE_L2_CACHE (1 << 1)

590

#define VM_L2_CNTL3 0x1408

591

#define BANK_SELECT_0(x) (((x) & 0x1f) << 0)

592

#define BANK_SELECT_1(x) (((x) & 0x1f) << 5)

593

#define L2_CACHE_UPDATE_MODE(x) (((x) & 3) << 10)

594

#define VM_L2_STATUS 0x140C

595

#define L2_BUSY (1 << 0)

596

597

#define WAIT_UNTIL 0x8040

Alex Deucher

072b5ac

2013-07-11 14:48:05 -0400

[diff] [blame]

598

#define WAIT_CP_DMA_IDLE_bit (1 << 8)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

599

#define WAIT_2D_IDLE_bit (1 << 14)

600

#define WAIT_3D_IDLE_bit (1 << 15)

601

#define WAIT_2D_IDLECLEAN_bit (1 << 16)

602

#define WAIT_3D_IDLECLEAN_bit (1 << 17)

603

Alex Deucher

2012-09-27 15:08:35 -0400

[diff] [blame]

604

/* async DMA */

605

#define DMA_TILING_CONFIG 0x3ec4

606

#define DMA_CONFIG 0x3e4c

607

608

#define DMA_RB_CNTL 0xd000

609

# define DMA_RB_ENABLE (1 << 0)

610

# define DMA_RB_SIZE(x) ((x) << 1) /* log2 */

611

# define DMA_RB_SWAP_ENABLE (1 << 9) /* 8IN32 */

612

# define DMA_RPTR_WRITEBACK_ENABLE (1 << 12)

613

# define DMA_RPTR_WRITEBACK_SWAP_ENABLE (1 << 13) /* 8IN32 */

614

# define DMA_RPTR_WRITEBACK_TIMER(x) ((x) << 16) /* log2 */

615

#define DMA_RB_BASE 0xd004

616

#define DMA_RB_RPTR 0xd008

617

#define DMA_RB_WPTR 0xd00c

618

619

#define DMA_RB_RPTR_ADDR_HI 0xd01c

620

#define DMA_RB_RPTR_ADDR_LO 0xd020

621

622

#define DMA_IB_CNTL 0xd024

623

# define DMA_IB_ENABLE (1 << 0)

624

# define DMA_IB_SWAP_ENABLE (1 << 4)

625

#define DMA_IB_RPTR 0xd028

626

#define DMA_CNTL 0xd02c

627

# define TRAP_ENABLE (1 << 0)

628

# define SEM_INCOMPLETE_INT_ENABLE (1 << 1)

629

# define SEM_WAIT_INT_ENABLE (1 << 2)

630

# define DATA_SWAP_ENABLE (1 << 3)

631

# define FENCE_SWAP_ENABLE (1 << 4)

632

# define CTXEMPTY_INT_ENABLE (1 << 28)

633

#define DMA_STATUS_REG 0xd034

634

# define DMA_IDLE (1 << 0)

635

#define DMA_SEM_INCOMPLETE_TIMER_CNTL 0xd044

636

#define DMA_SEM_WAIT_FAIL_TIMER_CNTL 0xd048

637

#define DMA_MODE 0xd0bc

638

639

/* async DMA packets */

640

#define DMA_PACKET(cmd, t, s, n) ((((cmd) & 0xF) << 28) | \

641

(((t) & 0x1) << 23) | \

642

(((s) & 0x1) << 22) | \

643

(((n) & 0xFFFF) << 0))

644

/* async DMA Packet types */

645

#define DMA_PACKET_WRITE 0x2

646

#define DMA_PACKET_COPY 0x3

647

#define DMA_PACKET_INDIRECT_BUFFER 0x4

648

#define DMA_PACKET_SEMAPHORE 0x5

649

#define DMA_PACKET_FENCE 0x6

650

#define DMA_PACKET_TRAP 0x7

651

#define DMA_PACKET_CONSTANT_FILL 0xd /* 7xx only */

652

#define DMA_PACKET_NOP 0xf

653

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

654

#define IH_RB_CNTL 0x3e00

655

# define IH_RB_ENABLE (1 << 0)

Alex Deucher

2012-09-27 15:08:35 -0400

[diff] [blame]

656

# define IH_RB_SIZE(x) ((x) << 1) /* log2 */

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

657

# define IH_RB_FULL_DRAIN_ENABLE (1 << 6)

658

# define IH_WPTR_WRITEBACK_ENABLE (1 << 8)

659

# define IH_WPTR_WRITEBACK_TIMER(x) ((x) << 9) /* log2 */

660

# define IH_WPTR_OVERFLOW_ENABLE (1 << 16)

661

# define IH_WPTR_OVERFLOW_CLEAR (1 << 31)

662

#define IH_RB_BASE 0x3e04

663

#define IH_RB_RPTR 0x3e08

664

#define IH_RB_WPTR 0x3e0c

665

# define RB_OVERFLOW (1 << 0)

666

# define WPTR_OFFSET_MASK 0x3fffc

667

#define IH_RB_WPTR_ADDR_HI 0x3e10

668

#define IH_RB_WPTR_ADDR_LO 0x3e14

669

#define IH_CNTL 0x3e18

670

# define ENABLE_INTR (1 << 0)

Alex Deucher

fcb857a

2011-07-06 19:52:27 +0000

[diff] [blame]

671

# define IH_MC_SWAP(x) ((x) << 1)

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

672

# define IH_MC_SWAP_NONE 0

673

# define IH_MC_SWAP_16BIT 1

674

# define IH_MC_SWAP_32BIT 2

675

# define IH_MC_SWAP_64BIT 3

676

# define RPTR_REARM (1 << 4)

677

# define MC_WRREQ_CREDIT(x) ((x) << 15)

678

# define MC_WR_CLEAN_CNT(x) ((x) << 20)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

679

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

680

#define RLC_CNTL 0x3f00

681

# define RLC_ENABLE (1 << 0)

682

#define RLC_HB_BASE 0x3f10

683

#define RLC_HB_CNTL 0x3f0c

684

#define RLC_HB_RPTR 0x3f20

685

#define RLC_HB_WPTR 0x3f1c

686

#define RLC_HB_WPTR_LSB_ADDR 0x3f14

687

#define RLC_HB_WPTR_MSB_ADDR 0x3f18

Marek Olšák

6759a0a

2012-08-09 16:34:17 +0200

[diff] [blame]

688

#define RLC_GPU_CLOCK_COUNT_LSB 0x3f38

689

#define RLC_GPU_CLOCK_COUNT_MSB 0x3f3c

690

#define RLC_CAPTURE_GPU_CLOCK_COUNT 0x3f40

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

691

#define RLC_MC_CNTL 0x3f44

692

#define RLC_UCODE_CNTL 0x3f48

693

#define RLC_UCODE_ADDR 0x3f2c

694

#define RLC_UCODE_DATA 0x3f30

695

696

#define SRBM_SOFT_RESET 0xe60

Alex Deucher

de9ae74

2013-11-01 19:01:36 -0400

[diff] [blame]

697

# define SOFT_RESET_BIF (1 << 1)

Alex Deucher

2012-09-27 15:08:35 -0400

[diff] [blame]

698

# define SOFT_RESET_DMA (1 << 12)

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

699

# define SOFT_RESET_RLC (1 << 13)

Christian König

f2ba57b

2013-04-08 12:41:29 +0200

[diff] [blame]

700

# define SOFT_RESET_UVD (1 << 18)

Alex Deucher

2012-09-27 15:08:35 -0400

[diff] [blame]

701

# define RV770_SOFT_RESET_DMA (1 << 20)

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

702

Alex Deucher

de9ae74

2013-11-01 19:01:36 -0400

[diff] [blame]

703

#define BIF_SCRATCH0 0x5438

704

705

#define BUS_CNTL 0x5420

706

# define BIOS_ROM_DIS (1 << 1)

707

# define VGA_COHE_SPEC_TIMER_DIS (1 << 9)

708

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

709

#define CP_INT_CNTL 0xc124

710

# define CNTX_BUSY_INT_ENABLE (1 << 19)

711

# define CNTX_EMPTY_INT_ENABLE (1 << 20)

712

# define SCRATCH_INT_ENABLE (1 << 25)

713

# define TIME_STAMP_INT_ENABLE (1 << 26)

714

# define IB2_INT_ENABLE (1 << 29)

715

# define IB1_INT_ENABLE (1 << 30)

716

# define RB_INT_ENABLE (1 << 31)

717

#define CP_INT_STATUS 0xc128

718

# define SCRATCH_INT_STAT (1 << 25)

719

# define TIME_STAMP_INT_STAT (1 << 26)

720

# define IB2_INT_STAT (1 << 29)

721

# define IB1_INT_STAT (1 << 30)

722

# define RB_INT_STAT (1 << 31)

723

724

#define GRBM_INT_CNTL 0x8060

725

# define RDERR_INT_ENABLE (1 << 0)

726

# define WAIT_COUNT_TIMEOUT_INT_ENABLE (1 << 1)

727

# define GUI_IDLE_INT_ENABLE (1 << 19)

728

729

#define INTERRUPT_CNTL 0x5468

730

# define IH_DUMMY_RD_OVERRIDE (1 << 0)

731

# define IH_DUMMY_RD_EN (1 << 1)

732

# define IH_REQ_NONSNOOP_EN (1 << 3)

733

# define GEN_IH_INT_EN (1 << 8)

734

#define INTERRUPT_CNTL2 0x546c

735

736

#define D1MODE_VBLANK_STATUS 0x6534

737

#define D2MODE_VBLANK_STATUS 0x6d34

738

# define DxMODE_VBLANK_OCCURRED (1 << 0)

739

# define DxMODE_VBLANK_ACK (1 << 4)

740

# define DxMODE_VBLANK_STAT (1 << 12)

741

# define DxMODE_VBLANK_INTERRUPT (1 << 16)

742

# define DxMODE_VBLANK_INTERRUPT_TYPE (1 << 17)

743

#define D1MODE_VLINE_STATUS 0x653c

744

#define D2MODE_VLINE_STATUS 0x6d3c

745

# define DxMODE_VLINE_OCCURRED (1 << 0)

746

# define DxMODE_VLINE_ACK (1 << 4)

747

# define DxMODE_VLINE_STAT (1 << 12)

748

# define DxMODE_VLINE_INTERRUPT (1 << 16)

749

# define DxMODE_VLINE_INTERRUPT_TYPE (1 << 17)

750

#define DxMODE_INT_MASK 0x6540

751

# define D1MODE_VBLANK_INT_MASK (1 << 0)

752

# define D1MODE_VLINE_INT_MASK (1 << 4)

753

# define D2MODE_VBLANK_INT_MASK (1 << 8)

754

# define D2MODE_VLINE_INT_MASK (1 << 12)

755

#define DCE3_DISP_INTERRUPT_STATUS 0x7ddc

756

# define DC_HPD1_INTERRUPT (1 << 18)

757

# define DC_HPD2_INTERRUPT (1 << 19)

758

#define DISP_INTERRUPT_STATUS 0x7edc

759

# define LB_D1_VLINE_INTERRUPT (1 << 2)

760

# define LB_D2_VLINE_INTERRUPT (1 << 3)

761

# define LB_D1_VBLANK_INTERRUPT (1 << 4)

762

# define LB_D2_VBLANK_INTERRUPT (1 << 5)

763

# define DACA_AUTODETECT_INTERRUPT (1 << 16)

764

# define DACB_AUTODETECT_INTERRUPT (1 << 17)

765

# define DC_HOT_PLUG_DETECT1_INTERRUPT (1 << 18)

766

# define DC_HOT_PLUG_DETECT2_INTERRUPT (1 << 19)

767

# define DC_I2C_SW_DONE_INTERRUPT (1 << 20)

768

# define DC_I2C_HW_DONE_INTERRUPT (1 << 21)

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

769

#define DISP_INTERRUPT_STATUS_CONTINUE 0x7ee8

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

770

#define DCE3_DISP_INTERRUPT_STATUS_CONTINUE 0x7de8

771

# define DC_HPD4_INTERRUPT (1 << 14)

772

# define DC_HPD4_RX_INTERRUPT (1 << 15)

773

# define DC_HPD3_INTERRUPT (1 << 28)

774

# define DC_HPD1_RX_INTERRUPT (1 << 29)

775

# define DC_HPD2_RX_INTERRUPT (1 << 30)

776

#define DCE3_DISP_INTERRUPT_STATUS_CONTINUE2 0x7dec

777

# define DC_HPD3_RX_INTERRUPT (1 << 0)

778

# define DIGA_DP_VID_STREAM_DISABLE_INTERRUPT (1 << 1)

779

# define DIGA_DP_STEER_FIFO_OVERFLOW_INTERRUPT (1 << 2)

780

# define DIGB_DP_VID_STREAM_DISABLE_INTERRUPT (1 << 3)

781

# define DIGB_DP_STEER_FIFO_OVERFLOW_INTERRUPT (1 << 4)

782

# define AUX1_SW_DONE_INTERRUPT (1 << 5)

783

# define AUX1_LS_DONE_INTERRUPT (1 << 6)

784

# define AUX2_SW_DONE_INTERRUPT (1 << 7)

785

# define AUX2_LS_DONE_INTERRUPT (1 << 8)

786

# define AUX3_SW_DONE_INTERRUPT (1 << 9)

787

# define AUX3_LS_DONE_INTERRUPT (1 << 10)

788

# define AUX4_SW_DONE_INTERRUPT (1 << 11)

789

# define AUX4_LS_DONE_INTERRUPT (1 << 12)

790

# define DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT (1 << 13)

791

# define DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT (1 << 14)

792

/* DCE 3.2 */

793

# define AUX5_SW_DONE_INTERRUPT (1 << 15)

794

# define AUX5_LS_DONE_INTERRUPT (1 << 16)

795

# define AUX6_SW_DONE_INTERRUPT (1 << 17)

796

# define AUX6_LS_DONE_INTERRUPT (1 << 18)

797

# define DC_HPD5_INTERRUPT (1 << 19)

798

# define DC_HPD5_RX_INTERRUPT (1 << 20)

799

# define DC_HPD6_INTERRUPT (1 << 21)

800

# define DC_HPD6_RX_INTERRUPT (1 << 22)

801

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

802

#define DACA_AUTO_DETECT_CONTROL 0x7828

803

#define DACB_AUTO_DETECT_CONTROL 0x7a28

804

#define DCE3_DACA_AUTO_DETECT_CONTROL 0x7028

805

#define DCE3_DACB_AUTO_DETECT_CONTROL 0x7128

806

# define DACx_AUTODETECT_MODE(x) ((x) << 0)

807

# define DACx_AUTODETECT_MODE_NONE 0

808

# define DACx_AUTODETECT_MODE_CONNECT 1

809

# define DACx_AUTODETECT_MODE_DISCONNECT 2

810

# define DACx_AUTODETECT_FRAME_TIME_COUNTER(x) ((x) << 8)

811

/* bit 18 = R/C, 17 = G/Y, 16 = B/Comp */

812

# define DACx_AUTODETECT_CHECK_MASK(x) ((x) << 16)

813

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

814

#define DCE3_DACA_AUTODETECT_INT_CONTROL 0x7038

815

#define DCE3_DACB_AUTODETECT_INT_CONTROL 0x7138

816

#define DACA_AUTODETECT_INT_CONTROL 0x7838

817

#define DACB_AUTODETECT_INT_CONTROL 0x7a38

818

# define DACx_AUTODETECT_ACK (1 << 0)

819

# define DACx_AUTODETECT_INT_ENABLE (1 << 16)

820

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

821

#define DC_HOT_PLUG_DETECT1_CONTROL 0x7d00

822

#define DC_HOT_PLUG_DETECT2_CONTROL 0x7d10

823

#define DC_HOT_PLUG_DETECT3_CONTROL 0x7d24

824

# define DC_HOT_PLUG_DETECTx_EN (1 << 0)

825

826

#define DC_HOT_PLUG_DETECT1_INT_STATUS 0x7d04

827

#define DC_HOT_PLUG_DETECT2_INT_STATUS 0x7d14

828

#define DC_HOT_PLUG_DETECT3_INT_STATUS 0x7d28

829

# define DC_HOT_PLUG_DETECTx_INT_STATUS (1 << 0)

830

# define DC_HOT_PLUG_DETECTx_SENSE (1 << 1)

831

832

/* DCE 3.0 */

833

#define DC_HPD1_INT_STATUS 0x7d00

834

#define DC_HPD2_INT_STATUS 0x7d0c

835

#define DC_HPD3_INT_STATUS 0x7d18

836

#define DC_HPD4_INT_STATUS 0x7d24

837

/* DCE 3.2 */

838

#define DC_HPD5_INT_STATUS 0x7dc0

839

#define DC_HPD6_INT_STATUS 0x7df4

840

# define DC_HPDx_INT_STATUS (1 << 0)

841

# define DC_HPDx_SENSE (1 << 1)

842

# define DC_HPDx_RX_INT_STATUS (1 << 8)

843

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

844

#define DC_HOT_PLUG_DETECT1_INT_CONTROL 0x7d08

845

#define DC_HOT_PLUG_DETECT2_INT_CONTROL 0x7d18

846

#define DC_HOT_PLUG_DETECT3_INT_CONTROL 0x7d2c

847

# define DC_HOT_PLUG_DETECTx_INT_ACK (1 << 0)

848

# define DC_HOT_PLUG_DETECTx_INT_POLARITY (1 << 8)

849

# define DC_HOT_PLUG_DETECTx_INT_EN (1 << 16)

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

850

/* DCE 3.0 */

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

851

#define DC_HPD1_INT_CONTROL 0x7d04

852

#define DC_HPD2_INT_CONTROL 0x7d10

853

#define DC_HPD3_INT_CONTROL 0x7d1c

854

#define DC_HPD4_INT_CONTROL 0x7d28

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

855

/* DCE 3.2 */

856

#define DC_HPD5_INT_CONTROL 0x7dc4

857

#define DC_HPD6_INT_CONTROL 0x7df8

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

858

# define DC_HPDx_INT_ACK (1 << 0)

859

# define DC_HPDx_INT_POLARITY (1 << 8)

860

# define DC_HPDx_INT_EN (1 << 16)

861

# define DC_HPDx_RX_INT_ACK (1 << 20)

862

# define DC_HPDx_RX_INT_EN (1 << 24)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

863

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

864

/* DCE 3.0 */

865

#define DC_HPD1_CONTROL 0x7d08

866

#define DC_HPD2_CONTROL 0x7d14

867

#define DC_HPD3_CONTROL 0x7d20

868

#define DC_HPD4_CONTROL 0x7d2c

869

/* DCE 3.2 */

870

#define DC_HPD5_CONTROL 0x7dc8

871

#define DC_HPD6_CONTROL 0x7dfc

872

# define DC_HPDx_CONNECTION_TIMER(x) ((x) << 0)

873

# define DC_HPDx_RX_INT_TIMER(x) ((x) << 16)

874

/* DCE 3.2 */

875

# define DC_HPDx_EN (1 << 28)

876

Alex Deucher

6f34be5

2010-11-21 10:59:01 -0500

[diff] [blame]

877

#define D1GRPH_INTERRUPT_STATUS 0x6158

878

#define D2GRPH_INTERRUPT_STATUS 0x6958

879

# define DxGRPH_PFLIP_INT_OCCURRED (1 << 0)

880

# define DxGRPH_PFLIP_INT_CLEAR (1 << 8)

881

#define D1GRPH_INTERRUPT_CONTROL 0x615c

882

#define D2GRPH_INTERRUPT_CONTROL 0x695c

883

# define DxGRPH_PFLIP_INT_MASK (1 << 0)

884

# define DxGRPH_PFLIP_INT_TYPE (1 << 8)

885

Alex Deucher

9e46a48

2011-01-06 18:49:35 -0500

[diff] [blame]

886

/* PCIE link stuff */

887

#define PCIE_LC_TRAINING_CNTL 0xa1 /* PCIE_P */

888

# define LC_POINT_7_PLUS_EN (1 << 6)

889

#define PCIE_LC_LINK_WIDTH_CNTL 0xa2 /* PCIE_P */

890

# define LC_LINK_WIDTH_SHIFT 0

891

# define LC_LINK_WIDTH_MASK 0x7

892

# define LC_LINK_WIDTH_X0 0

893

# define LC_LINK_WIDTH_X1 1

894

# define LC_LINK_WIDTH_X2 2

895

# define LC_LINK_WIDTH_X4 3

896

# define LC_LINK_WIDTH_X8 4

897

# define LC_LINK_WIDTH_X16 6

898

# define LC_LINK_WIDTH_RD_SHIFT 4

899

# define LC_LINK_WIDTH_RD_MASK 0x70

900

# define LC_RECONFIG_ARC_MISSING_ESCAPE (1 << 7)

901

# define LC_RECONFIG_NOW (1 << 8)

902

# define LC_RENEGOTIATION_SUPPORT (1 << 9)

903

# define LC_RENEGOTIATE_EN (1 << 10)

904

# define LC_SHORT_RECONFIG_EN (1 << 11)

905

# define LC_UPCONFIGURE_SUPPORT (1 << 12)

906

# define LC_UPCONFIGURE_DIS (1 << 13)

907

#define PCIE_LC_SPEED_CNTL 0xa4 /* PCIE_P */

908

# define LC_GEN2_EN_STRAP (1 << 0)

909

# define LC_TARGET_LINK_SPEED_OVERRIDE_EN (1 << 1)

910

# define LC_FORCE_EN_HW_SPEED_CHANGE (1 << 5)

911

# define LC_FORCE_DIS_HW_SPEED_CHANGE (1 << 6)

912

# define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK (0x3 << 8)

913

# define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT 3

914

# define LC_CURRENT_DATA_RATE (1 << 11)

915

# define LC_VOLTAGE_TIMER_SEL_MASK (0xf << 14)

916

# define LC_CLR_FAILED_SPD_CHANGE_CNT (1 << 21)

917

# define LC_OTHER_SIDE_EVER_SENT_GEN2 (1 << 23)

918

# define LC_OTHER_SIDE_SUPPORTS_GEN2 (1 << 24)

919

#define MM_CFGREGS_CNTL 0x544c

920

# define MM_WR_TO_CFG_EN (1 << 3)

921

#define LINK_CNTL2 0x88 /* F0 */

922

# define TARGET_LINK_SPEED_MASK (0xf << 0)

923

# define SELECTABLE_DEEMPHASIS (1 << 6)

924

Alex Deucher

1586505

2013-04-22 09:42:07 -0400

[diff] [blame]

925

/* Audio clocks DCE 2.0/3.0 */

926

#define AUDIO_DTO 0x7340

927

# define AUDIO_DTO_PHASE(x) (((x) & 0xffff) << 0)

928

# define AUDIO_DTO_MODULE(x) (((x) & 0xffff) << 16)

929

930

/* Audio clocks DCE 3.2 */

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

931

#define DCCG_AUDIO_DTO0_PHASE 0x0514

932

#define DCCG_AUDIO_DTO0_MODULE 0x0518

933

#define DCCG_AUDIO_DTO0_LOAD 0x051c

934

# define DTO_LOAD (1 << 31)

935

#define DCCG_AUDIO_DTO0_CNTL 0x0520

Alex Deucher

1518dd8

2013-07-30 17:31:07 -0400

[diff] [blame]

936

# define DCCG_AUDIO_DTO_WALLCLOCK_RATIO(x) (((x) & 7) << 0)

937

# define DCCG_AUDIO_DTO_WALLCLOCK_RATIO_MASK 7

938

# define DCCG_AUDIO_DTO_WALLCLOCK_RATIO_SHIFT 0

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

939

940

#define DCCG_AUDIO_DTO1_PHASE 0x0524

941

#define DCCG_AUDIO_DTO1_MODULE 0x0528

942

#define DCCG_AUDIO_DTO1_LOAD 0x052c

943

#define DCCG_AUDIO_DTO1_CNTL 0x0530

944

945

#define DCCG_AUDIO_DTO_SELECT 0x0534

946

947

/* digital blocks */

948

#define TMDSA_CNTL 0x7880

949

# define TMDSA_HDMI_EN (1 << 2)

950

#define LVTMA_CNTL 0x7a80

951

# define LVTMA_HDMI_EN (1 << 2)

952

#define DDIA_CNTL 0x7200

953

# define DDIA_HDMI_EN (1 << 2)

954

#define DIG0_CNTL 0x75a0

955

# define DIG_MODE(x) (((x) & 7) << 8)

956

# define DIG_MODE_DP 0

957

# define DIG_MODE_LVDS 1

958

# define DIG_MODE_TMDS_DVI 2

959

# define DIG_MODE_TMDS_HDMI 3

960

# define DIG_MODE_SDVO 4

961

#define DIG1_CNTL 0x79a0

962

Alex Deucher

0ffae60

2013-08-15 12:03:37 -0400

[diff] [blame]

963

#define AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER 0x71bc

964

#define SPEAKER_ALLOCATION(x) (((x) & 0x7f) << 0)

965

#define SPEAKER_ALLOCATION_MASK (0x7f << 0)

966

#define SPEAKER_ALLOCATION_SHIFT 0

967

#define HDMI_CONNECTION (1 << 16)

968

#define DP_CONNECTION (1 << 17)

969

Alex Deucher

c1cbee0

2013-08-29 10:51:04 -0400

[diff] [blame]

970

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0 0x71c8 /* LPCM */

971

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1 0x71cc /* AC3 */

972

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2 0x71d0 /* MPEG1 */

973

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3 0x71d4 /* MP3 */

974

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4 0x71d8 /* MPEG2 */

975

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5 0x71dc /* AAC */

976

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6 0x71e0 /* DTS */

977

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7 0x71e4 /* ATRAC */

978

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8 0x71e8 /* one bit audio - leave at 0 (default) */

979

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9 0x71ec /* Dolby Digital */

980

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10 0x71f0 /* DTS-HD */

981

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11 0x71f4 /* MAT-MLP */

982

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12 0x71f8 /* DTS */

983

#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13 0x71fc /* WMA Pro */

984

# define MAX_CHANNELS(x) (((x) & 0x7) << 0)

985

/* max channels minus one. 7 = 8 channels */

986

# define SUPPORTED_FREQUENCIES(x) (((x) & 0xff) << 8)

987

# define DESCRIPTOR_BYTE_2(x) (((x) & 0xff) << 16)

988

# define SUPPORTED_FREQUENCIES_STEREO(x) (((x) & 0xff) << 24) /* LPCM only */

989

/* SUPPORTED_FREQUENCIES, SUPPORTED_FREQUENCIES_STEREO

* bit0 = 32 kHz

* bit1 = 44.1 kHz

* bit2 = 48 kHz

* bit3 = 88.2 kHz

* bit4 = 96 kHz

* bit5 = 176.4 kHz

* bit6 = 192 kHz

*/

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

999

/* rs6xx/rs740 and r6xx share the same HDMI blocks, however, rs6xx has only one

1000

* instance of the blocks while r6xx has 2. DCE 3.0 cards are slightly

1001

* different due to the new DIG blocks, but also have 2 instances.

1002

* DCE 3.0 HDMI blocks are part of each DIG encoder.

1003

*/

1004

1005

/* rs6xx/rs740/r6xx/dce3 */

1006

#define HDMI0_CONTROL 0x7400

1007

/* rs6xx/rs740/r6xx */

1008

# define HDMI0_ENABLE (1 << 0)

1009

# define HDMI0_STREAM(x) (((x) & 3) << 2)

1010

# define HDMI0_STREAM_TMDSA 0

1011

# define HDMI0_STREAM_LVTMA 1

1012

# define HDMI0_STREAM_DVOA 2

1013

# define HDMI0_STREAM_DDIA 3

1014

/* rs6xx/r6xx/dce3 */

1015

# define HDMI0_ERROR_ACK (1 << 8)

1016

# define HDMI0_ERROR_MASK (1 << 9)

1017

#define HDMI0_STATUS 0x7404

1018

# define HDMI0_ACTIVE_AVMUTE (1 << 0)

1019

# define HDMI0_AUDIO_ENABLE (1 << 4)

1020

# define HDMI0_AZ_FORMAT_WTRIG (1 << 28)

1021

# define HDMI0_AZ_FORMAT_WTRIG_INT (1 << 29)

1022

#define HDMI0_AUDIO_PACKET_CONTROL 0x7408

1023

# define HDMI0_AUDIO_SAMPLE_SEND (1 << 0)

1024

# define HDMI0_AUDIO_DELAY_EN(x) (((x) & 3) << 4)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1025

# define HDMI0_AUDIO_DELAY_EN_MASK (3 << 4)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1026

# define HDMI0_AUDIO_SEND_MAX_PACKETS (1 << 8)

1027

# define HDMI0_AUDIO_TEST_EN (1 << 12)

1028

# define HDMI0_AUDIO_PACKETS_PER_LINE(x) (((x) & 0x1f) << 16)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1029

# define HDMI0_AUDIO_PACKETS_PER_LINE_MASK (0x1f << 16)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1030

# define HDMI0_AUDIO_CHANNEL_SWAP (1 << 24)

1031

# define HDMI0_60958_CS_UPDATE (1 << 26)

1032

# define HDMI0_AZ_FORMAT_WTRIG_MASK (1 << 28)

1033

# define HDMI0_AZ_FORMAT_WTRIG_ACK (1 << 29)

1034

#define HDMI0_AUDIO_CRC_CONTROL 0x740c

1035

# define HDMI0_AUDIO_CRC_EN (1 << 0)

Rafał Miłecki

2e93cac

2014-05-16 11:10:29 +0200

[diff] [blame]

1036

#define DCE3_HDMI0_ACR_PACKET_CONTROL 0x740c

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1037

#define HDMI0_VBI_PACKET_CONTROL 0x7410

1038

# define HDMI0_NULL_SEND (1 << 0)

1039

# define HDMI0_GC_SEND (1 << 4)

1040

# define HDMI0_GC_CONT (1 << 5) /* 0 - once; 1 - every frame */

1041

#define HDMI0_INFOFRAME_CONTROL0 0x7414

1042

# define HDMI0_AVI_INFO_SEND (1 << 0)

1043

# define HDMI0_AVI_INFO_CONT (1 << 1)

1044

# define HDMI0_AUDIO_INFO_SEND (1 << 4)

1045

# define HDMI0_AUDIO_INFO_CONT (1 << 5)

Damien Lespiau

d592fca

2013-09-13 16:37:28 +0100

[diff] [blame]

1046

# define HDMI0_AUDIO_INFO_SOURCE (1 << 6) /* 0 - sound block; 1 - hdmi regs */

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1047

# define HDMI0_AUDIO_INFO_UPDATE (1 << 7)

1048

# define HDMI0_MPEG_INFO_SEND (1 << 8)

1049

# define HDMI0_MPEG_INFO_CONT (1 << 9)

1050

# define HDMI0_MPEG_INFO_UPDATE (1 << 10)

1051

#define HDMI0_INFOFRAME_CONTROL1 0x7418

1052

# define HDMI0_AVI_INFO_LINE(x) (((x) & 0x3f) << 0)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1053

# define HDMI0_AVI_INFO_LINE_MASK (0x3f << 0)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1054

# define HDMI0_AUDIO_INFO_LINE(x) (((x) & 0x3f) << 8)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1055

# define HDMI0_AUDIO_INFO_LINE_MASK (0x3f << 8)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1056

# define HDMI0_MPEG_INFO_LINE(x) (((x) & 0x3f) << 16)

1057

#define HDMI0_GENERIC_PACKET_CONTROL 0x741c

1058

# define HDMI0_GENERIC0_SEND (1 << 0)

1059

# define HDMI0_GENERIC0_CONT (1 << 1)

1060

# define HDMI0_GENERIC0_UPDATE (1 << 2)

1061

# define HDMI0_GENERIC1_SEND (1 << 4)

1062

# define HDMI0_GENERIC1_CONT (1 << 5)

1063

# define HDMI0_GENERIC0_LINE(x) (((x) & 0x3f) << 16)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1064

# define HDMI0_GENERIC0_LINE_MASK (0x3f << 16)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1065

# define HDMI0_GENERIC1_LINE(x) (((x) & 0x3f) << 24)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1066

# define HDMI0_GENERIC1_LINE_MASK (0x3f << 24)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1067

#define HDMI0_GC 0x7428

1068

# define HDMI0_GC_AVMUTE (1 << 0)

1069

#define HDMI0_AVI_INFO0 0x7454

1070

# define HDMI0_AVI_INFO_CHECKSUM(x) (((x) & 0xff) << 0)

1071

# define HDMI0_AVI_INFO_S(x) (((x) & 3) << 8)

1072

# define HDMI0_AVI_INFO_B(x) (((x) & 3) << 10)

1073

# define HDMI0_AVI_INFO_A(x) (((x) & 1) << 12)

1074

# define HDMI0_AVI_INFO_Y(x) (((x) & 3) << 13)

1075

# define HDMI0_AVI_INFO_Y_RGB 0

1076

# define HDMI0_AVI_INFO_Y_YCBCR422 1

1077

# define HDMI0_AVI_INFO_Y_YCBCR444 2

1078

# define HDMI0_AVI_INFO_Y_A_B_S(x) (((x) & 0xff) << 8)

1079

# define HDMI0_AVI_INFO_R(x) (((x) & 0xf) << 16)

1080

# define HDMI0_AVI_INFO_M(x) (((x) & 0x3) << 20)

1081

# define HDMI0_AVI_INFO_C(x) (((x) & 0x3) << 22)

1082

# define HDMI0_AVI_INFO_C_M_R(x) (((x) & 0xff) << 16)

1083

# define HDMI0_AVI_INFO_SC(x) (((x) & 0x3) << 24)

1084

# define HDMI0_AVI_INFO_ITC_EC_Q_SC(x) (((x) & 0xff) << 24)

1085

#define HDMI0_AVI_INFO1 0x7458

1086

# define HDMI0_AVI_INFO_VIC(x) (((x) & 0x7f) << 0) /* don't use avi infoframe v1 */

1087

# define HDMI0_AVI_INFO_PR(x) (((x) & 0xf) << 8) /* don't use avi infoframe v1 */

1088

# define HDMI0_AVI_INFO_TOP(x) (((x) & 0xffff) << 16)

1089

#define HDMI0_AVI_INFO2 0x745c

1090

# define HDMI0_AVI_INFO_BOTTOM(x) (((x) & 0xffff) << 0)

1091

# define HDMI0_AVI_INFO_LEFT(x) (((x) & 0xffff) << 16)

1092

#define HDMI0_AVI_INFO3 0x7460

1093

# define HDMI0_AVI_INFO_RIGHT(x) (((x) & 0xffff) << 0)

1094

# define HDMI0_AVI_INFO_VERSION(x) (((x) & 3) << 24)

1095

#define HDMI0_MPEG_INFO0 0x7464

1096

# define HDMI0_MPEG_INFO_CHECKSUM(x) (((x) & 0xff) << 0)

1097

# define HDMI0_MPEG_INFO_MB0(x) (((x) & 0xff) << 8)

1098

# define HDMI0_MPEG_INFO_MB1(x) (((x) & 0xff) << 16)

1099

# define HDMI0_MPEG_INFO_MB2(x) (((x) & 0xff) << 24)

1100

#define HDMI0_MPEG_INFO1 0x7468

1101

# define HDMI0_MPEG_INFO_MB3(x) (((x) & 0xff) << 0)

1102

# define HDMI0_MPEG_INFO_MF(x) (((x) & 3) << 8)

1103

# define HDMI0_MPEG_INFO_FR(x) (((x) & 1) << 12)

1104

#define HDMI0_GENERIC0_HDR 0x746c

1105

#define HDMI0_GENERIC0_0 0x7470

1106

#define HDMI0_GENERIC0_1 0x7474

1107

#define HDMI0_GENERIC0_2 0x7478

1108

#define HDMI0_GENERIC0_3 0x747c

1109

#define HDMI0_GENERIC0_4 0x7480

1110

#define HDMI0_GENERIC0_5 0x7484

1111

#define HDMI0_GENERIC0_6 0x7488

1112

#define HDMI0_GENERIC1_HDR 0x748c

1113

#define HDMI0_GENERIC1_0 0x7490

1114

#define HDMI0_GENERIC1_1 0x7494

1115

#define HDMI0_GENERIC1_2 0x7498

1116

#define HDMI0_GENERIC1_3 0x749c

1117

#define HDMI0_GENERIC1_4 0x74a0

1118

#define HDMI0_GENERIC1_5 0x74a4

1119

#define HDMI0_GENERIC1_6 0x74a8

1120

#define HDMI0_ACR_32_0 0x74ac

1121

# define HDMI0_ACR_CTS_32(x) (((x) & 0xfffff) << 12)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1122

# define HDMI0_ACR_CTS_32_MASK (0xfffff << 12)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1123

#define HDMI0_ACR_32_1 0x74b0

1124

# define HDMI0_ACR_N_32(x) (((x) & 0xfffff) << 0)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1125

# define HDMI0_ACR_N_32_MASK (0xfffff << 0)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1126

#define HDMI0_ACR_44_0 0x74b4

1127

# define HDMI0_ACR_CTS_44(x) (((x) & 0xfffff) << 12)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1128

# define HDMI0_ACR_CTS_44_MASK (0xfffff << 12)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1129

#define HDMI0_ACR_44_1 0x74b8

1130

# define HDMI0_ACR_N_44(x) (((x) & 0xfffff) << 0)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1131

# define HDMI0_ACR_N_44_MASK (0xfffff << 0)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1132

#define HDMI0_ACR_48_0 0x74bc

1133

# define HDMI0_ACR_CTS_48(x) (((x) & 0xfffff) << 12)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1134

# define HDMI0_ACR_CTS_48_MASK (0xfffff << 12)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1135

#define HDMI0_ACR_48_1 0x74c0

1136

# define HDMI0_ACR_N_48(x) (((x) & 0xfffff) << 0)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1137

# define HDMI0_ACR_N_48_MASK (0xfffff << 0)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1138

#define HDMI0_ACR_STATUS_0 0x74c4

1139

#define HDMI0_ACR_STATUS_1 0x74c8

1140

#define HDMI0_AUDIO_INFO0 0x74cc

1141

# define HDMI0_AUDIO_INFO_CHECKSUM(x) (((x) & 0xff) << 0)

1142

# define HDMI0_AUDIO_INFO_CC(x) (((x) & 7) << 8)

1143

#define HDMI0_AUDIO_INFO1 0x74d0

1144

# define HDMI0_AUDIO_INFO_CA(x) (((x) & 0xff) << 0)

1145

# define HDMI0_AUDIO_INFO_LSV(x) (((x) & 0xf) << 11)

1146

# define HDMI0_AUDIO_INFO_DM_INH(x) (((x) & 1) << 15)

1147

# define HDMI0_AUDIO_INFO_DM_INH_LSV(x) (((x) & 0xff) << 8)

1148

#define HDMI0_60958_0 0x74d4

1149

# define HDMI0_60958_CS_A(x) (((x) & 1) << 0)

1150

# define HDMI0_60958_CS_B(x) (((x) & 1) << 1)

1151

# define HDMI0_60958_CS_C(x) (((x) & 1) << 2)

1152

# define HDMI0_60958_CS_D(x) (((x) & 3) << 3)

1153

# define HDMI0_60958_CS_MODE(x) (((x) & 3) << 6)

1154

# define HDMI0_60958_CS_CATEGORY_CODE(x) (((x) & 0xff) << 8)

1155

# define HDMI0_60958_CS_SOURCE_NUMBER(x) (((x) & 0xf) << 16)

1156

# define HDMI0_60958_CS_CHANNEL_NUMBER_L(x) (((x) & 0xf) << 20)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1157

# define HDMI0_60958_CS_CHANNEL_NUMBER_L_MASK (0xf << 20)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1158

# define HDMI0_60958_CS_SAMPLING_FREQUENCY(x) (((x) & 0xf) << 24)

1159

# define HDMI0_60958_CS_CLOCK_ACCURACY(x) (((x) & 3) << 28)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1160

# define HDMI0_60958_CS_CLOCK_ACCURACY_MASK (3 << 28)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1161

#define HDMI0_60958_1 0x74d8

1162

# define HDMI0_60958_CS_WORD_LENGTH(x) (((x) & 0xf) << 0)

1163

# define HDMI0_60958_CS_ORIGINAL_SAMPLING_FREQUENCY(x) (((x) & 0xf) << 4)

1164

# define HDMI0_60958_CS_VALID_L(x) (((x) & 1) << 16)

1165

# define HDMI0_60958_CS_VALID_R(x) (((x) & 1) << 18)

1166

# define HDMI0_60958_CS_CHANNEL_NUMBER_R(x) (((x) & 0xf) << 20)

Rafał Miłecki

2014-05-16 11:10:30 +0200

[diff] [blame]

1167

# define HDMI0_60958_CS_CHANNEL_NUMBER_R_MASK (0xf << 20)

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1168

#define HDMI0_ACR_PACKET_CONTROL 0x74dc

1169

# define HDMI0_ACR_SEND (1 << 0)

1170

# define HDMI0_ACR_CONT (1 << 1)

1171

# define HDMI0_ACR_SELECT(x) (((x) & 3) << 4)

1172

# define HDMI0_ACR_HW 0

1173

# define HDMI0_ACR_32 1

1174

# define HDMI0_ACR_44 2

1175

# define HDMI0_ACR_48 3

1176

# define HDMI0_ACR_SOURCE (1 << 8) /* 0 - hw; 1 - cts value */

1177

# define HDMI0_ACR_AUTO_SEND (1 << 12)

Rafał Miłecki

2e93cac

2014-05-16 11:10:29 +0200

[diff] [blame]

1178

#define DCE3_HDMI0_AUDIO_CRC_CONTROL 0x74dc

Alex Deucher

2012-03-28 13:19:06 -0400

[diff] [blame]

1179

#define HDMI0_RAMP_CONTROL0 0x74e0

1180

# define HDMI0_RAMP_MAX_COUNT(x) (((x) & 0xffffff) << 0)

1181

#define HDMI0_RAMP_CONTROL1 0x74e4

1182

# define HDMI0_RAMP_MIN_COUNT(x) (((x) & 0xffffff) << 0)

1183

#define HDMI0_RAMP_CONTROL2 0x74e8

1184

# define HDMI0_RAMP_INC_COUNT(x) (((x) & 0xffffff) << 0)

1185

#define HDMI0_RAMP_CONTROL3 0x74ec

1186

# define HDMI0_RAMP_DEC_COUNT(x) (((x) & 0xffffff) << 0)

1187

/* HDMI0_60958_2 is r7xx only */

1188

#define HDMI0_60958_2 0x74f0

1189

# define HDMI0_60958_CS_CHANNEL_NUMBER_2(x) (((x) & 0xf) << 0)

1190

# define HDMI0_60958_CS_CHANNEL_NUMBER_3(x) (((x) & 0xf) << 4)

1191

# define HDMI0_60958_CS_CHANNEL_NUMBER_4(x) (((x) & 0xf) << 8)

1192

# define HDMI0_60958_CS_CHANNEL_NUMBER_5(x) (((x) & 0xf) << 12)

1193

# define HDMI0_60958_CS_CHANNEL_NUMBER_6(x) (((x) & 0xf) << 16)

1194

# define HDMI0_60958_CS_CHANNEL_NUMBER_7(x) (((x) & 0xf) << 20)

1195

/* r6xx only; second instance starts at 0x7700 */

1196

#define HDMI1_CONTROL 0x7700

1197

#define HDMI1_STATUS 0x7704

1198

#define HDMI1_AUDIO_PACKET_CONTROL 0x7708

1199

/* DCE3; second instance starts at 0x7800 NOT 0x7700 */

1200

#define DCE3_HDMI1_CONTROL 0x7800

1201

#define DCE3_HDMI1_STATUS 0x7804

1202

#define DCE3_HDMI1_AUDIO_PACKET_CONTROL 0x7808

1203

/* DCE3.2 (for interrupts) */

1204

#define AFMT_STATUS 0x7600

1205

# define AFMT_AUDIO_ENABLE (1 << 4)

1206

# define AFMT_AZ_FORMAT_WTRIG (1 << 28)

1207

# define AFMT_AZ_FORMAT_WTRIG_INT (1 << 29)

1208

# define AFMT_AZ_AUDIO_ENABLE_CHG (1 << 30)

1209

#define AFMT_AUDIO_PACKET_CONTROL 0x7604

1210

# define AFMT_AUDIO_SAMPLE_SEND (1 << 0)

1211

# define AFMT_AUDIO_TEST_EN (1 << 12)

1212

# define AFMT_AUDIO_CHANNEL_SWAP (1 << 24)

1213

# define AFMT_60958_CS_UPDATE (1 << 26)

1214

# define AFMT_AZ_AUDIO_ENABLE_CHG_MASK (1 << 27)

1215

# define AFMT_AZ_FORMAT_WTRIG_MASK (1 << 28)

1216

# define AFMT_AZ_FORMAT_WTRIG_ACK (1 << 29)

1217

# define AFMT_AZ_AUDIO_ENABLE_CHG_ACK (1 << 30)

Rafał Miłecki

c6543a6

2012-04-28 23:35:24 +0200

[diff] [blame]

1218

Alex Deucher

134b480

2013-09-23 12:22:11 -0400

[diff] [blame]

1219

/* DCE3 FMT blocks */

1220

#define FMT_CONTROL 0x6700

1221

# define FMT_PIXEL_ENCODING (1 << 16)

1222

/* 0 = RGB 4:4:4 or YCbCr 4:4:4, 1 = YCbCr 4:2:2 */

1223

#define FMT_BIT_DEPTH_CONTROL 0x6710

1224

# define FMT_TRUNCATE_EN (1 << 0)

1225

# define FMT_TRUNCATE_DEPTH (1 << 4)

1226

# define FMT_SPATIAL_DITHER_EN (1 << 8)

1227

# define FMT_SPATIAL_DITHER_MODE(x) ((x) << 9)

1228

# define FMT_SPATIAL_DITHER_DEPTH (1 << 12)

1229

# define FMT_FRAME_RANDOM_ENABLE (1 << 13)

1230

# define FMT_RGB_RANDOM_ENABLE (1 << 14)

1231

# define FMT_HIGHPASS_RANDOM_ENABLE (1 << 15)

1232

# define FMT_TEMPORAL_DITHER_EN (1 << 16)

1233

# define FMT_TEMPORAL_DITHER_DEPTH (1 << 20)

1234

# define FMT_TEMPORAL_DITHER_OFFSET(x) ((x) << 21)

1235

# define FMT_TEMPORAL_LEVEL (1 << 24)

1236

# define FMT_TEMPORAL_DITHER_RESET (1 << 25)

1237

# define FMT_25FRC_SEL(x) ((x) << 26)

1238

# define FMT_50FRC_SEL(x) ((x) << 28)

1239

# define FMT_75FRC_SEL(x) ((x) << 30)

1240

#define FMT_CLAMP_CONTROL 0x672c

1241

# define FMT_CLAMP_DATA_EN (1 << 0)

1242

# define FMT_CLAMP_COLOR_FORMAT(x) ((x) << 16)

1243

# define FMT_CLAMP_6BPC 0

1244

# define FMT_CLAMP_8BPC 1

1245

# define FMT_CLAMP_10BPC 2

1246

Alex Deucher

2e9d4c0

2013-04-12 13:58:03 -0400

[diff] [blame]

1247

/* Power management */

1248

#define CG_SPLL_FUNC_CNTL 0x600

1249

# define SPLL_RESET (1 << 0)

1250

# define SPLL_SLEEP (1 << 1)

1251

# define SPLL_REF_DIV(x) ((x) << 2)

1252

# define SPLL_REF_DIV_MASK (7 << 2)

1253

# define SPLL_FB_DIV(x) ((x) << 5)

1254

# define SPLL_FB_DIV_MASK (0xff << 5)

1255

# define SPLL_PULSEEN (1 << 13)

1256

# define SPLL_PULSENUM(x) ((x) << 14)

1257

# define SPLL_PULSENUM_MASK (3 << 14)

1258

# define SPLL_SW_HILEN(x) ((x) << 16)

1259

# define SPLL_SW_HILEN_MASK (0xf << 16)

1260

# define SPLL_SW_LOLEN(x) ((x) << 20)

1261

# define SPLL_SW_LOLEN_MASK (0xf << 20)

1262

# define SPLL_DIVEN (1 << 24)

1263

# define SPLL_BYPASS_EN (1 << 25)

1264

# define SPLL_CHG_STATUS (1 << 29)

1265

# define SPLL_CTLREQ (1 << 30)

1266

# define SPLL_CTLACK (1 << 31)

1267

1268

#define GENERAL_PWRMGT 0x618

1269

# define GLOBAL_PWRMGT_EN (1 << 0)

1270

# define STATIC_PM_EN (1 << 1)

1271

# define MOBILE_SU (1 << 2)

1272

# define THERMAL_PROTECTION_DIS (1 << 3)

1273

# define THERMAL_PROTECTION_TYPE (1 << 4)

1274

# define ENABLE_GEN2PCIE (1 << 5)

1275

# define SW_GPIO_INDEX(x) ((x) << 6)

1276

# define SW_GPIO_INDEX_MASK (3 << 6)

1277

# define LOW_VOLT_D2_ACPI (1 << 8)

1278

# define LOW_VOLT_D3_ACPI (1 << 9)

1279

# define VOLT_PWRMGT_EN (1 << 10)

1280

#define CG_TPC 0x61c

1281

# define TPCC(x) ((x) << 0)

1282

# define TPCC_MASK (0x7fffff << 0)

1283

# define TPU(x) ((x) << 23)

1284

# define TPU_MASK (0x1f << 23)

1285

#define SCLK_PWRMGT_CNTL 0x620

1286

# define SCLK_PWRMGT_OFF (1 << 0)

1287

# define SCLK_TURNOFF (1 << 1)

1288

# define SPLL_TURNOFF (1 << 2)

1289

# define SU_SCLK_USE_BCLK (1 << 3)

1290

# define DYNAMIC_GFX_ISLAND_PWR_DOWN (1 << 4)

1291

# define DYNAMIC_GFX_ISLAND_PWR_LP (1 << 5)

1292

# define CLK_TURN_ON_STAGGER (1 << 6)

1293

# define CLK_TURN_OFF_STAGGER (1 << 7)

1294

# define FIR_FORCE_TREND_SEL (1 << 8)

1295

# define FIR_TREND_MODE (1 << 9)

1296

# define DYN_GFX_CLK_OFF_EN (1 << 10)

1297

# define VDDC3D_TURNOFF_D1 (1 << 11)

1298

# define VDDC3D_TURNOFF_D2 (1 << 12)

1299

# define VDDC3D_TURNOFF_D3 (1 << 13)

1300

# define SPLL_TURNOFF_D2 (1 << 14)

1301

# define SCLK_LOW_D1 (1 << 15)

1302

# define DYN_GFX_CLK_OFF_MC_EN (1 << 16)

1303

#define MCLK_PWRMGT_CNTL 0x624

1304

# define MPLL_PWRMGT_OFF (1 << 0)

1305

# define YCLK_TURNOFF (1 << 1)

1306

# define MPLL_TURNOFF (1 << 2)

1307

# define SU_MCLK_USE_BCLK (1 << 3)

1308

# define DLL_READY (1 << 4)

1309

# define MC_BUSY (1 << 5)

1310

# define MC_INT_CNTL (1 << 7)

1311

# define MRDCKA_SLEEP (1 << 8)

1312

# define MRDCKB_SLEEP (1 << 9)

1313

# define MRDCKC_SLEEP (1 << 10)

1314

# define MRDCKD_SLEEP (1 << 11)

1315

# define MRDCKE_SLEEP (1 << 12)

1316

# define MRDCKF_SLEEP (1 << 13)

1317

# define MRDCKG_SLEEP (1 << 14)

1318

# define MRDCKH_SLEEP (1 << 15)

1319

# define MRDCKA_RESET (1 << 16)

1320

# define MRDCKB_RESET (1 << 17)

1321

# define MRDCKC_RESET (1 << 18)

1322

# define MRDCKD_RESET (1 << 19)

1323

# define MRDCKE_RESET (1 << 20)

1324

# define MRDCKF_RESET (1 << 21)

1325

# define MRDCKG_RESET (1 << 22)

1326

# define MRDCKH_RESET (1 << 23)

1327

# define DLL_READY_READ (1 << 24)

1328

# define USE_DISPLAY_GAP (1 << 25)

1329

# define USE_DISPLAY_URGENT_NORMAL (1 << 26)

1330

# define USE_DISPLAY_GAP_CTXSW (1 << 27)

1331

# define MPLL_TURNOFF_D2 (1 << 28)

1332

# define USE_DISPLAY_URGENT_CTXSW (1 << 29)

1333

1334

#define MPLL_TIME 0x634

1335

# define MPLL_LOCK_TIME(x) ((x) << 0)

1336

# define MPLL_LOCK_TIME_MASK (0xffff << 0)

1337

# define MPLL_RESET_TIME(x) ((x) << 16)

1338

# define MPLL_RESET_TIME_MASK (0xffff << 16)

1339

1340

#define SCLK_FREQ_SETTING_STEP_0_PART1 0x648

1341

# define STEP_0_SPLL_POST_DIV(x) ((x) << 0)

1342

# define STEP_0_SPLL_POST_DIV_MASK (0xff << 0)

1343

# define STEP_0_SPLL_FB_DIV(x) ((x) << 8)

1344

# define STEP_0_SPLL_FB_DIV_MASK (0xff << 8)

1345

# define STEP_0_SPLL_REF_DIV(x) ((x) << 16)

1346

# define STEP_0_SPLL_REF_DIV_MASK (7 << 16)

1347

# define STEP_0_SPLL_STEP_TIME(x) ((x) << 19)

1348

# define STEP_0_SPLL_STEP_TIME_MASK (0x1fff << 19)

1349

#define SCLK_FREQ_SETTING_STEP_0_PART2 0x64c

1350

# define STEP_0_PULSE_HIGH_CNT(x) ((x) << 0)

1351

# define STEP_0_PULSE_HIGH_CNT_MASK (0x1ff << 0)

1352

# define STEP_0_POST_DIV_EN (1 << 9)

1353

# define STEP_0_SPLL_STEP_ENABLE (1 << 30)

1354

# define STEP_0_SPLL_ENTRY_VALID (1 << 31)

1355

1356

#define VID_RT 0x6f8

1357

# define VID_CRT(x) ((x) << 0)

1358

# define VID_CRT_MASK (0x1fff << 0)

1359

# define VID_CRTU(x) ((x) << 13)

1360

# define VID_CRTU_MASK (7 << 13)

1361

# define SSTU(x) ((x) << 16)

1362

# define SSTU_MASK (7 << 16)

1363

#define CTXSW_PROFILE_INDEX 0x6fc

1364

# define CTXSW_FREQ_VIDS_CFG_INDEX(x) ((x) << 0)

1365

# define CTXSW_FREQ_VIDS_CFG_INDEX_MASK (3 << 0)

1366

# define CTXSW_FREQ_VIDS_CFG_INDEX_SHIFT 0

1367

# define CTXSW_FREQ_MCLK_CFG_INDEX(x) ((x) << 2)

1368

# define CTXSW_FREQ_MCLK_CFG_INDEX_MASK (3 << 2)

1369

# define CTXSW_FREQ_MCLK_CFG_INDEX_SHIFT 2

1370

# define CTXSW_FREQ_SCLK_CFG_INDEX(x) ((x) << 4)

1371

# define CTXSW_FREQ_SCLK_CFG_INDEX_MASK (0x1f << 4)

1372

# define CTXSW_FREQ_SCLK_CFG_INDEX_SHIFT 4

1373

# define CTXSW_FREQ_STATE_SPLL_RESET_EN (1 << 9)

1374

# define CTXSW_FREQ_STATE_ENABLE (1 << 10)

1375

# define CTXSW_FREQ_DISPLAY_WATERMARK (1 << 11)

1376

# define CTXSW_FREQ_GEN2PCIE_VOLT (1 << 12)

1377

1378

#define TARGET_AND_CURRENT_PROFILE_INDEX 0x70c

1379

# define TARGET_PROFILE_INDEX_MASK (3 << 0)

1380

# define TARGET_PROFILE_INDEX_SHIFT 0

1381

# define CURRENT_PROFILE_INDEX_MASK (3 << 2)

1382

# define CURRENT_PROFILE_INDEX_SHIFT 2

1383

# define DYN_PWR_ENTER_INDEX(x) ((x) << 4)

1384

# define DYN_PWR_ENTER_INDEX_MASK (3 << 4)

1385

# define DYN_PWR_ENTER_INDEX_SHIFT 4

1386

# define CURR_MCLK_INDEX_MASK (3 << 6)

1387

# define CURR_MCLK_INDEX_SHIFT 6

1388

# define CURR_SCLK_INDEX_MASK (0x1f << 8)

1389

# define CURR_SCLK_INDEX_SHIFT 8

1390

# define CURR_VID_INDEX_MASK (3 << 13)

1391

# define CURR_VID_INDEX_SHIFT 13

1392

1393

#define LOWER_GPIO_ENABLE 0x710

1394

#define UPPER_GPIO_ENABLE 0x714

1395

#define CTXSW_VID_LOWER_GPIO_CNTL 0x718

1396

1397

#define VID_UPPER_GPIO_CNTL 0x740

1398

#define CG_CTX_CGTT3D_R 0x744

1399

# define PHC(x) ((x) << 0)

1400

# define PHC_MASK (0x1ff << 0)

1401

# define SDC(x) ((x) << 9)

1402

# define SDC_MASK (0x3fff << 9)

1403

#define CG_VDDC3D_OOR 0x748

1404

# define SU(x) ((x) << 23)

1405

# define SU_MASK (0xf << 23)

1406

#define CG_FTV 0x74c

1407

#define CG_FFCT_0 0x750

1408

# define UTC_0(x) ((x) << 0)

1409

# define UTC_0_MASK (0x3ff << 0)

1410

# define DTC_0(x) ((x) << 10)

1411

# define DTC_0_MASK (0x3ff << 10)

1412

1413

#define CG_BSP 0x78c

1414

# define BSP(x) ((x) << 0)

1415

# define BSP_MASK (0xffff << 0)

1416

# define BSU(x) ((x) << 16)

1417

# define BSU_MASK (0xf << 16)

1418

#define CG_RT 0x790

1419

# define FLS(x) ((x) << 0)

1420

# define FLS_MASK (0xffff << 0)

1421

# define FMS(x) ((x) << 16)

1422

# define FMS_MASK (0xffff << 16)

1423

#define CG_LT 0x794

1424

# define FHS(x) ((x) << 0)

1425

# define FHS_MASK (0xffff << 0)

1426

#define CG_GIT 0x798

1427

# define CG_GICST(x) ((x) << 0)

1428

# define CG_GICST_MASK (0xffff << 0)

1429

# define CG_GIPOT(x) ((x) << 16)

1430

# define CG_GIPOT_MASK (0xffff << 16)

1431

1432

#define CG_SSP 0x7a8

1433

# define CG_SST(x) ((x) << 0)

1434

# define CG_SST_MASK (0xffff << 0)

1435

# define CG_SSTU(x) ((x) << 16)

1436

# define CG_SSTU_MASK (0xf << 16)

1437

1438

#define CG_RLC_REQ_AND_RSP 0x7c4

1439

# define RLC_CG_REQ_TYPE_MASK 0xf

1440

# define RLC_CG_REQ_TYPE_SHIFT 0

1441

# define CG_RLC_RSP_TYPE_MASK 0xf0

1442

# define CG_RLC_RSP_TYPE_SHIFT 4

1443

1444

#define CG_FC_T 0x7cc

1445

# define FC_T(x) ((x) << 0)

1446

# define FC_T_MASK (0xffff << 0)

1447

# define FC_TU(x) ((x) << 16)

1448

# define FC_TU_MASK (0x1f << 16)

1449

1450

#define GPIOPAD_MASK 0x1798

1451

#define GPIOPAD_A 0x179c

1452

#define GPIOPAD_EN 0x17a0

1453

1454

#define GRBM_PWR_CNTL 0x800c

1455

# define REQ_TYPE_MASK 0xf

1456

# define REQ_TYPE_SHIFT 0

1457

# define RSP_TYPE_MASK 0xf0

1458

# define RSP_TYPE_SHIFT 4

1459

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1460

/*

Christian König

f2ba57b

2013-04-08 12:41:29 +0200

[diff] [blame]

1461

* UVD

1462

*/

1463

#define UVD_SEMA_ADDR_LOW 0xef00

1464

#define UVD_SEMA_ADDR_HIGH 0xef04

1465

#define UVD_SEMA_CMD 0xef08

1466

1467

#define UVD_GPCOM_VCPU_CMD 0xef0c

1468

#define UVD_GPCOM_VCPU_DATA0 0xef10

1469

#define UVD_GPCOM_VCPU_DATA1 0xef14

1470

#define UVD_ENGINE_CNTL 0xef18

1471

1472

#define UVD_SEMA_CNTL 0xf400

1473

#define UVD_RB_ARB_CTRL 0xf480

1474

1475

#define UVD_LMI_EXT40_ADDR 0xf498

1476

#define UVD_CGC_GATE 0xf4a8

1477

#define UVD_LMI_CTRL2 0xf4f4

1478

#define UVD_MASTINT_EN 0xf500

1479

#define UVD_LMI_ADDR_EXT 0xf594

1480

#define UVD_LMI_CTRL 0xf598

1481

#define UVD_LMI_SWAP_CNTL 0xf5b4

1482

#define UVD_MP_SWAP_CNTL 0xf5bC

1483

#define UVD_MPC_CNTL 0xf5dC

1484

#define UVD_MPC_SET_MUXA0 0xf5e4

1485

#define UVD_MPC_SET_MUXA1 0xf5e8

1486

#define UVD_MPC_SET_MUXB0 0xf5eC

1487

#define UVD_MPC_SET_MUXB1 0xf5f0

1488

#define UVD_MPC_SET_MUX 0xf5f4

1489

#define UVD_MPC_SET_ALU 0xf5f8

1490

1491

#define UVD_VCPU_CNTL 0xf660

1492

#define UVD_SOFT_RESET 0xf680

1493

#define RBC_SOFT_RESET (1<<0)

1494

#define LBSI_SOFT_RESET (1<<1)

1495

#define LMI_SOFT_RESET (1<<2)

1496

#define VCPU_SOFT_RESET (1<<3)

1497

#define CSM_SOFT_RESET (1<<5)

1498

#define CXW_SOFT_RESET (1<<6)

1499

#define TAP_SOFT_RESET (1<<7)

1500

#define LMI_UMC_SOFT_RESET (1<<13)

1501

#define UVD_RBC_IB_BASE 0xf684

1502

#define UVD_RBC_IB_SIZE 0xf688

1503

#define UVD_RBC_RB_BASE 0xf68c

1504

#define UVD_RBC_RB_RPTR 0xf690

1505

#define UVD_RBC_RB_WPTR 0xf694

1506

#define UVD_RBC_RB_WPTR_CNTL 0xf698

1507

1508

#define UVD_STATUS 0xf6bc

1509

1510

#define UVD_SEMA_TIMEOUT_STATUS 0xf6c0

1511

#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL 0xf6c4

1512

#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0xf6c8

1513

#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL 0xf6cc

1514

1515

#define UVD_RBC_RB_CNTL 0xf6a4

1516

#define UVD_RBC_RB_RPTR_ADDR 0xf6a8

1517

1518

#define UVD_CONTEXT_ID 0xf6f4

1519

Christian König

facd112

2013-04-29 11:55:02 +0200

[diff] [blame]

1520

# define UPLL_CTLREQ_MASK 0x00000008

1521

# define UPLL_CTLACK_MASK 0x40000000

1522

# define UPLL_CTLACK2_MASK 0x80000000

1523

Christian König

f2ba57b

2013-04-08 12:41:29 +0200

[diff] [blame]

1524

/*

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1525

* PM4

1526

*/

Ilija Hadzic

4e872ae

2013-01-02 18:27:48 -0500

[diff] [blame]

1527

#define PACKET0(reg, n) ((RADEON_PACKET_TYPE0 << 30) | \

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1528

(((reg) >> 2) & 0xFFFF) | \

1529

((n) & 0x3FFF) << 16)

Ilija Hadzic

4e872ae

2013-01-02 18:27:48 -0500

[diff] [blame]

1530

#define PACKET3(op, n) ((RADEON_PACKET_TYPE3 << 30) | \

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1531

(((op) & 0xFF) << 8) | \

1532

((n) & 0x3FFF) << 16)

1533

1534

/* Packet 3 types */

1535

#define PACKET3_NOP 0x10

1536

#define PACKET3_INDIRECT_BUFFER_END 0x17

1537

#define PACKET3_SET_PREDICATION 0x20

1538

#define PACKET3_REG_RMW 0x21

1539

#define PACKET3_COND_EXEC 0x22

1540

#define PACKET3_PRED_EXEC 0x23

1541

#define PACKET3_START_3D_CMDBUF 0x24

1542

#define PACKET3_DRAW_INDEX_2 0x27

1543

#define PACKET3_CONTEXT_CONTROL 0x28

1544

#define PACKET3_DRAW_INDEX_IMMD_BE 0x29

1545

#define PACKET3_INDEX_TYPE 0x2A

1546

#define PACKET3_DRAW_INDEX 0x2B

1547

#define PACKET3_DRAW_INDEX_AUTO 0x2D

1548

#define PACKET3_DRAW_INDEX_IMMD 0x2E

1549

#define PACKET3_NUM_INSTANCES 0x2F

1550

#define PACKET3_STRMOUT_BUFFER_UPDATE 0x34

1551

#define PACKET3_INDIRECT_BUFFER_MP 0x38

1552

#define PACKET3_MEM_SEMAPHORE 0x39

Christian König

0be7043

2012-03-07 11:28:57 +0100

[diff] [blame]

1553

# define PACKET3_SEM_WAIT_ON_SIGNAL (0x1 << 12)

Christian König

15d3332

2011-09-15 19:02:22 +0200

[diff] [blame]

1554

# define PACKET3_SEM_SEL_SIGNAL (0x6 << 29)

1555

# define PACKET3_SEM_SEL_WAIT (0x7 << 29)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1556

#define PACKET3_MPEG_INDEX 0x3A

Marek Olšák

dd220a0

2012-01-27 12:17:59 -0500

[diff] [blame]

1557

#define PACKET3_COPY_DW 0x3B

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1558

#define PACKET3_WAIT_REG_MEM 0x3C

1559

#define PACKET3_MEM_WRITE 0x3D

1560

#define PACKET3_INDIRECT_BUFFER 0x32

Alex Deucher

b997a8b

2012-12-03 18:07:25 -0500

[diff] [blame]

1561

#define PACKET3_CP_DMA 0x41

1562

/* 1. header

1563

* 2. SRC_ADDR_LO [31:0]

1564

* 3. CP_SYNC [31] | SRC_ADDR_HI [7:0]

1565

* 4. DST_ADDR_LO [31:0]

1566

* 5. DST_ADDR_HI [7:0]

1567

* 6. COMMAND [29:22] | BYTE_COUNT [20:0]

1568

*/

1569

# define PACKET3_CP_DMA_CP_SYNC (1 << 31)

1570

/* COMMAND */

Alex Deucher

aa3e146

2013-10-01 16:40:45 -0400

[diff] [blame]

1571

# define PACKET3_CP_DMA_CMD_SRC_SWAP(x) ((x) << 22)

Alex Deucher

b997a8b

2012-12-03 18:07:25 -0500

[diff] [blame]

/* 0 - none

* 1 - 8 in 16

* 2 - 8 in 32

* 3 - 8 in 64

*/

# define PACKET3_CP_DMA_CMD_DST_SWAP(x) ((x) << 24)

/* 0 - none

* 1 - 8 in 16

* 2 - 8 in 32

* 3 - 8 in 64

*/

# define PACKET3_CP_DMA_CMD_SAS (1 << 26)

/* 0 - memory

* 1 - register

*/

# define PACKET3_CP_DMA_CMD_DAS (1 << 27)

/* 0 - memory

* 1 - register

*/

# define PACKET3_CP_DMA_CMD_SAIC (1 << 28)

1592

# define PACKET3_CP_DMA_CMD_DAIC (1 << 29)

Christian König

86302ee

2014-08-18 16:30:12 +0200

[diff] [blame]

1593

#define PACKET3_PFP_SYNC_ME 0x42 /* r7xx+ only */

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1594

#define PACKET3_SURFACE_SYNC 0x43

1595

# define PACKET3_CB0_DEST_BASE_ENA (1 << 6)

Alex Deucher

d45b964

2014-01-16 18:11:47 -0500

[diff] [blame]

1596

# define PACKET3_FULL_CACHE_ENA (1 << 20) /* r7xx+ only */

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1597

# define PACKET3_TC_ACTION_ENA (1 << 23)

1598

# define PACKET3_VC_ACTION_ENA (1 << 24)

1599

# define PACKET3_CB_ACTION_ENA (1 << 25)

1600

# define PACKET3_DB_ACTION_ENA (1 << 26)

1601

# define PACKET3_SH_ACTION_ENA (1 << 27)

1602

# define PACKET3_SMX_ACTION_ENA (1 << 28)

1603

#define PACKET3_ME_INITIALIZE 0x44

1604

#define PACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16)

1605

#define PACKET3_COND_WRITE 0x45

1606

#define PACKET3_EVENT_WRITE 0x46

Alex Deucher

d0f8a85

2010-09-04 05:04:34 -0400

[diff] [blame]

1607

#define EVENT_TYPE(x) ((x) << 0)

1608

#define EVENT_INDEX(x) ((x) << 8)

1609

/* 0 - any non-TS event

1610

* 1 - ZPASS_DONE

1611

* 2 - SAMPLE_PIPELINESTAT

1612

* 3 - SAMPLE_STREAMOUTSTAT*

1613

* 4 - *S_PARTIAL_FLUSH

1614

* 5 - TS events

1615

*/

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1616

#define PACKET3_EVENT_WRITE_EOP 0x47

Alex Deucher

d0f8a85

2010-09-04 05:04:34 -0400

[diff] [blame]

1617

#define DATA_SEL(x) ((x) << 29)

1618

/* 0 - discard

1619

* 1 - send low 32bit data

1620

* 2 - send 64bit data

1621

* 3 - send 64bit counter value

1622

*/

1623

#define INT_SEL(x) ((x) << 24)

1624

/* 0 - none

1625

* 1 - interrupt only (DATA_SEL = 0)

1626

* 2 - interrupt when data write is confirmed

1627

*/

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1628

#define PACKET3_ONE_REG_WRITE 0x57

1629

#define PACKET3_SET_CONFIG_REG 0x68

1630

#define PACKET3_SET_CONFIG_REG_OFFSET 0x00008000

1631

#define PACKET3_SET_CONFIG_REG_END 0x0000ac00

1632

#define PACKET3_SET_CONTEXT_REG 0x69

1633

#define PACKET3_SET_CONTEXT_REG_OFFSET 0x00028000

1634

#define PACKET3_SET_CONTEXT_REG_END 0x00029000

1635

#define PACKET3_SET_ALU_CONST 0x6A

1636

#define PACKET3_SET_ALU_CONST_OFFSET 0x00030000

1637

#define PACKET3_SET_ALU_CONST_END 0x00032000

1638

#define PACKET3_SET_BOOL_CONST 0x6B

1639

#define PACKET3_SET_BOOL_CONST_OFFSET 0x0003e380

1640

#define PACKET3_SET_BOOL_CONST_END 0x00040000

1641

#define PACKET3_SET_LOOP_CONST 0x6C

1642

#define PACKET3_SET_LOOP_CONST_OFFSET 0x0003e200

1643

#define PACKET3_SET_LOOP_CONST_END 0x0003e380

1644

#define PACKET3_SET_RESOURCE 0x6D

1645

#define PACKET3_SET_RESOURCE_OFFSET 0x00038000

1646

#define PACKET3_SET_RESOURCE_END 0x0003c000

1647

#define PACKET3_SET_SAMPLER 0x6E

1648

#define PACKET3_SET_SAMPLER_OFFSET 0x0003c000

1649

#define PACKET3_SET_SAMPLER_END 0x0003cff0

1650

#define PACKET3_SET_CTL_CONST 0x6F

1651

#define PACKET3_SET_CTL_CONST_OFFSET 0x0003cff0

1652

#define PACKET3_SET_CTL_CONST_END 0x0003e200

Alex Deucher

7c77bf2

2012-06-14 22:06:37 +0200

[diff] [blame]

1653

#define PACKET3_STRMOUT_BASE_UPDATE 0x72 /* r7xx */

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1654

#define PACKET3_SURFACE_BASE_UPDATE 0x73

1655

Samuel Li

65337e6

2013-04-05 17:50:53 -0400

[diff] [blame]

1656

#define R_000011_K8_FB_LOCATION 0x11

1657

#define R_000012_MC_MISC_UMA_CNTL 0x12

1658

#define G_000012_K8_ADDR_EXT(x) (((x) >> 0) & 0xFF)

1659

#define R_0028F8_MC_INDEX 0x28F8

1660

#define S_0028F8_MC_IND_ADDR(x) (((x) & 0x1FF) << 0)

1661

#define C_0028F8_MC_IND_ADDR 0xFFFFFE00

1662

#define S_0028F8_MC_IND_WR_EN(x) (((x) & 0x1) << 9)

1663

#define R_0028FC_MC_DATA 0x28FC

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1664

1665

#define R_008020_GRBM_SOFT_RESET 0x8020

1666

#define S_008020_SOFT_RESET_CP(x) (((x) & 1) << 0)

1667

#define S_008020_SOFT_RESET_CB(x) (((x) & 1) << 1)

1668

#define S_008020_SOFT_RESET_CR(x) (((x) & 1) << 2)

1669

#define S_008020_SOFT_RESET_DB(x) (((x) & 1) << 3)

1670

#define S_008020_SOFT_RESET_PA(x) (((x) & 1) << 5)

1671

#define S_008020_SOFT_RESET_SC(x) (((x) & 1) << 6)

1672

#define S_008020_SOFT_RESET_SMX(x) (((x) & 1) << 7)

1673

#define S_008020_SOFT_RESET_SPI(x) (((x) & 1) << 8)

1674

#define S_008020_SOFT_RESET_SH(x) (((x) & 1) << 9)

1675

#define S_008020_SOFT_RESET_SX(x) (((x) & 1) << 10)

1676

#define S_008020_SOFT_RESET_TC(x) (((x) & 1) << 11)

1677

#define S_008020_SOFT_RESET_TA(x) (((x) & 1) << 12)

1678

#define S_008020_SOFT_RESET_VC(x) (((x) & 1) << 13)

1679

#define S_008020_SOFT_RESET_VGT(x) (((x) & 1) << 14)

1680

#define R_008010_GRBM_STATUS 0x8010

1681

#define S_008010_CMDFIFO_AVAIL(x) (((x) & 0x1F) << 0)

1682

#define S_008010_CP_RQ_PENDING(x) (((x) & 1) << 6)

1683

#define S_008010_CF_RQ_PENDING(x) (((x) & 1) << 7)

1684

#define S_008010_PF_RQ_PENDING(x) (((x) & 1) << 8)

1685

#define S_008010_GRBM_EE_BUSY(x) (((x) & 1) << 10)

1686

#define S_008010_VC_BUSY(x) (((x) & 1) << 11)

1687

#define S_008010_DB03_CLEAN(x) (((x) & 1) << 12)

1688

#define S_008010_CB03_CLEAN(x) (((x) & 1) << 13)

1689

#define S_008010_VGT_BUSY_NO_DMA(x) (((x) & 1) << 16)

1690

#define S_008010_VGT_BUSY(x) (((x) & 1) << 17)

1691

#define S_008010_TA03_BUSY(x) (((x) & 1) << 18)

1692

#define S_008010_TC_BUSY(x) (((x) & 1) << 19)

1693

#define S_008010_SX_BUSY(x) (((x) & 1) << 20)

1694

#define S_008010_SH_BUSY(x) (((x) & 1) << 21)

1695

#define S_008010_SPI03_BUSY(x) (((x) & 1) << 22)

1696

#define S_008010_SMX_BUSY(x) (((x) & 1) << 23)

1697

#define S_008010_SC_BUSY(x) (((x) & 1) << 24)

1698

#define S_008010_PA_BUSY(x) (((x) & 1) << 25)

1699

#define S_008010_DB03_BUSY(x) (((x) & 1) << 26)

1700

#define S_008010_CR_BUSY(x) (((x) & 1) << 27)

1701

#define S_008010_CP_COHERENCY_BUSY(x) (((x) & 1) << 28)

1702

#define S_008010_CP_BUSY(x) (((x) & 1) << 29)

1703

#define S_008010_CB03_BUSY(x) (((x) & 1) << 30)

1704

#define S_008010_GUI_ACTIVE(x) (((x) & 1) << 31)

1705

#define G_008010_CMDFIFO_AVAIL(x) (((x) >> 0) & 0x1F)

1706

#define G_008010_CP_RQ_PENDING(x) (((x) >> 6) & 1)

1707

#define G_008010_CF_RQ_PENDING(x) (((x) >> 7) & 1)

1708

#define G_008010_PF_RQ_PENDING(x) (((x) >> 8) & 1)

1709

#define G_008010_GRBM_EE_BUSY(x) (((x) >> 10) & 1)

1710

#define G_008010_VC_BUSY(x) (((x) >> 11) & 1)

1711

#define G_008010_DB03_CLEAN(x) (((x) >> 12) & 1)

1712

#define G_008010_CB03_CLEAN(x) (((x) >> 13) & 1)

Alex Deucher

f13f773

2013-01-18 18:12:22 -0500

[diff] [blame]

1713

#define G_008010_TA_BUSY(x) (((x) >> 14) & 1)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1714

#define G_008010_VGT_BUSY_NO_DMA(x) (((x) >> 16) & 1)

1715

#define G_008010_VGT_BUSY(x) (((x) >> 17) & 1)

1716

#define G_008010_TA03_BUSY(x) (((x) >> 18) & 1)

1717

#define G_008010_TC_BUSY(x) (((x) >> 19) & 1)

1718

#define G_008010_SX_BUSY(x) (((x) >> 20) & 1)

1719

#define G_008010_SH_BUSY(x) (((x) >> 21) & 1)

1720

#define G_008010_SPI03_BUSY(x) (((x) >> 22) & 1)

1721

#define G_008010_SMX_BUSY(x) (((x) >> 23) & 1)

1722

#define G_008010_SC_BUSY(x) (((x) >> 24) & 1)

1723

#define G_008010_PA_BUSY(x) (((x) >> 25) & 1)

1724

#define G_008010_DB03_BUSY(x) (((x) >> 26) & 1)

1725

#define G_008010_CR_BUSY(x) (((x) >> 27) & 1)

1726

#define G_008010_CP_COHERENCY_BUSY(x) (((x) >> 28) & 1)

1727

#define G_008010_CP_BUSY(x) (((x) >> 29) & 1)

1728

#define G_008010_CB03_BUSY(x) (((x) >> 30) & 1)

1729

#define G_008010_GUI_ACTIVE(x) (((x) >> 31) & 1)

1730

#define R_008014_GRBM_STATUS2 0x8014

1731

#define S_008014_CR_CLEAN(x) (((x) & 1) << 0)

1732

#define S_008014_SMX_CLEAN(x) (((x) & 1) << 1)

1733

#define S_008014_SPI0_BUSY(x) (((x) & 1) << 8)

1734

#define S_008014_SPI1_BUSY(x) (((x) & 1) << 9)

1735

#define S_008014_SPI2_BUSY(x) (((x) & 1) << 10)

1736

#define S_008014_SPI3_BUSY(x) (((x) & 1) << 11)

1737

#define S_008014_TA0_BUSY(x) (((x) & 1) << 12)

1738

#define S_008014_TA1_BUSY(x) (((x) & 1) << 13)

1739

#define S_008014_TA2_BUSY(x) (((x) & 1) << 14)

1740

#define S_008014_TA3_BUSY(x) (((x) & 1) << 15)

1741

#define S_008014_DB0_BUSY(x) (((x) & 1) << 16)

1742

#define S_008014_DB1_BUSY(x) (((x) & 1) << 17)

1743

#define S_008014_DB2_BUSY(x) (((x) & 1) << 18)

1744

#define S_008014_DB3_BUSY(x) (((x) & 1) << 19)

1745

#define S_008014_CB0_BUSY(x) (((x) & 1) << 20)

1746

#define S_008014_CB1_BUSY(x) (((x) & 1) << 21)

1747

#define S_008014_CB2_BUSY(x) (((x) & 1) << 22)

1748

#define S_008014_CB3_BUSY(x) (((x) & 1) << 23)

1749

#define G_008014_CR_CLEAN(x) (((x) >> 0) & 1)

1750

#define G_008014_SMX_CLEAN(x) (((x) >> 1) & 1)

1751

#define G_008014_SPI0_BUSY(x) (((x) >> 8) & 1)

1752

#define G_008014_SPI1_BUSY(x) (((x) >> 9) & 1)

1753

#define G_008014_SPI2_BUSY(x) (((x) >> 10) & 1)

1754

#define G_008014_SPI3_BUSY(x) (((x) >> 11) & 1)

1755

#define G_008014_TA0_BUSY(x) (((x) >> 12) & 1)

1756

#define G_008014_TA1_BUSY(x) (((x) >> 13) & 1)

1757

#define G_008014_TA2_BUSY(x) (((x) >> 14) & 1)

1758

#define G_008014_TA3_BUSY(x) (((x) >> 15) & 1)

1759

#define G_008014_DB0_BUSY(x) (((x) >> 16) & 1)

1760

#define G_008014_DB1_BUSY(x) (((x) >> 17) & 1)

1761

#define G_008014_DB2_BUSY(x) (((x) >> 18) & 1)

1762

#define G_008014_DB3_BUSY(x) (((x) >> 19) & 1)

1763

#define G_008014_CB0_BUSY(x) (((x) >> 20) & 1)

1764

#define G_008014_CB1_BUSY(x) (((x) >> 21) & 1)

1765

#define G_008014_CB2_BUSY(x) (((x) >> 22) & 1)

1766

#define G_008014_CB3_BUSY(x) (((x) >> 23) & 1)

1767

#define R_000E50_SRBM_STATUS 0x0E50

1768

#define G_000E50_RLC_RQ_PENDING(x) (((x) >> 3) & 1)

1769

#define G_000E50_RCU_RQ_PENDING(x) (((x) >> 4) & 1)

1770

#define G_000E50_GRBM_RQ_PENDING(x) (((x) >> 5) & 1)

1771

#define G_000E50_HI_RQ_PENDING(x) (((x) >> 6) & 1)

1772

#define G_000E50_IO_EXTERN_SIGNAL(x) (((x) >> 7) & 1)

1773

#define G_000E50_VMC_BUSY(x) (((x) >> 8) & 1)

1774

#define G_000E50_MCB_BUSY(x) (((x) >> 9) & 1)

1775

#define G_000E50_MCDZ_BUSY(x) (((x) >> 10) & 1)

1776

#define G_000E50_MCDY_BUSY(x) (((x) >> 11) & 1)

1777

#define G_000E50_MCDX_BUSY(x) (((x) >> 12) & 1)

1778

#define G_000E50_MCDW_BUSY(x) (((x) >> 13) & 1)

1779

#define G_000E50_SEM_BUSY(x) (((x) >> 14) & 1)

1780

#define G_000E50_RLC_BUSY(x) (((x) >> 15) & 1)

Alex Deucher

f13f773

2013-01-18 18:12:22 -0500

[diff] [blame]

1781

#define G_000E50_IH_BUSY(x) (((x) >> 17) & 1)

Jerome Glisse

1a029b7

2009-10-06 19:04:30 +0200

[diff] [blame]

1782

#define G_000E50_BIF_BUSY(x) (((x) >> 29) & 1)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

1783

#define R_000E60_SRBM_SOFT_RESET 0x0E60

1784

#define S_000E60_SOFT_RESET_BIF(x) (((x) & 1) << 1)

1785

#define S_000E60_SOFT_RESET_CG(x) (((x) & 1) << 2)

1786

#define S_000E60_SOFT_RESET_CMC(x) (((x) & 1) << 3)

1787

#define S_000E60_SOFT_RESET_CSC(x) (((x) & 1) << 4)

1788

#define S_000E60_SOFT_RESET_DC(x) (((x) & 1) << 5)

1789

#define S_000E60_SOFT_RESET_GRBM(x) (((x) & 1) << 8)

1790

#define S_000E60_SOFT_RESET_HDP(x) (((x) & 1) << 9)

1791

#define S_000E60_SOFT_RESET_IH(x) (((x) & 1) << 10)

1792

#define S_000E60_SOFT_RESET_MC(x) (((x) & 1) << 11)

1793

#define S_000E60_SOFT_RESET_RLC(x) (((x) & 1) << 13)

1794

#define S_000E60_SOFT_RESET_ROM(x) (((x) & 1) << 14)

1795

#define S_000E60_SOFT_RESET_SEM(x) (((x) & 1) << 15)

1796

#define S_000E60_SOFT_RESET_TSC(x) (((x) & 1) << 16)

1797

#define S_000E60_SOFT_RESET_VMC(x) (((x) & 1) << 17)

1798

Dave Airlie

23956df

2009-11-23 12:01:09 +1000

[diff] [blame]

1799

#define R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL 0x5480

Jerome Glisse

c8c15ff

2010-01-18 13:01:36 +0100

[diff] [blame]

1800

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

1801

#define R_028C04_PA_SC_AA_CONFIG 0x028C04

1802

#define S_028C04_MSAA_NUM_SAMPLES(x) (((x) & 0x3) << 0)

1803

#define G_028C04_MSAA_NUM_SAMPLES(x) (((x) >> 0) & 0x3)

1804

#define C_028C04_MSAA_NUM_SAMPLES 0xFFFFFFFC

1805

#define S_028C04_AA_MASK_CENTROID_DTMN(x) (((x) & 0x1) << 4)

1806

#define G_028C04_AA_MASK_CENTROID_DTMN(x) (((x) >> 4) & 0x1)

1807

#define C_028C04_AA_MASK_CENTROID_DTMN 0xFFFFFFEF

1808

#define S_028C04_MAX_SAMPLE_DIST(x) (((x) & 0xF) << 13)

1809

#define G_028C04_MAX_SAMPLE_DIST(x) (((x) >> 13) & 0xF)

1810

#define C_028C04_MAX_SAMPLE_DIST 0xFFFE1FFF

Jerome Glisse

c8c15ff

2010-01-18 13:01:36 +0100

[diff] [blame]

1811

#define R_0280E0_CB_COLOR0_FRAG 0x0280E0

1812

#define S_0280E0_BASE_256B(x) (((x) & 0xFFFFFFFF) << 0)

1813

#define G_0280E0_BASE_256B(x) (((x) >> 0) & 0xFFFFFFFF)

1814

#define C_0280E0_BASE_256B 0x00000000

1815

#define R_0280E4_CB_COLOR1_FRAG 0x0280E4

1816

#define R_0280E8_CB_COLOR2_FRAG 0x0280E8

1817

#define R_0280EC_CB_COLOR3_FRAG 0x0280EC

1818

#define R_0280F0_CB_COLOR4_FRAG 0x0280F0

1819

#define R_0280F4_CB_COLOR5_FRAG 0x0280F4

1820

#define R_0280F8_CB_COLOR6_FRAG 0x0280F8

1821

#define R_0280FC_CB_COLOR7_FRAG 0x0280FC

1822

#define R_0280C0_CB_COLOR0_TILE 0x0280C0

1823

#define S_0280C0_BASE_256B(x) (((x) & 0xFFFFFFFF) << 0)

1824

#define G_0280C0_BASE_256B(x) (((x) >> 0) & 0xFFFFFFFF)

1825

#define C_0280C0_BASE_256B 0x00000000

1826

#define R_0280C4_CB_COLOR1_TILE 0x0280C4

1827

#define R_0280C8_CB_COLOR2_TILE 0x0280C8

1828

#define R_0280CC_CB_COLOR3_TILE 0x0280CC

1829

#define R_0280D0_CB_COLOR4_TILE 0x0280D0

1830

#define R_0280D4_CB_COLOR5_TILE 0x0280D4

1831

#define R_0280D8_CB_COLOR6_TILE 0x0280D8

1832

#define R_0280DC_CB_COLOR7_TILE 0x0280DC

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

1833

#define R_0280A0_CB_COLOR0_INFO 0x0280A0

1834

#define S_0280A0_ENDIAN(x) (((x) & 0x3) << 0)

1835

#define G_0280A0_ENDIAN(x) (((x) >> 0) & 0x3)

1836

#define C_0280A0_ENDIAN 0xFFFFFFFC

1837

#define S_0280A0_FORMAT(x) (((x) & 0x3F) << 2)

1838

#define G_0280A0_FORMAT(x) (((x) >> 2) & 0x3F)

1839

#define C_0280A0_FORMAT 0xFFFFFF03

1840

#define V_0280A0_COLOR_INVALID 0x00000000

1841

#define V_0280A0_COLOR_8 0x00000001

1842

#define V_0280A0_COLOR_4_4 0x00000002

1843

#define V_0280A0_COLOR_3_3_2 0x00000003

1844

#define V_0280A0_COLOR_16 0x00000005

1845

#define V_0280A0_COLOR_16_FLOAT 0x00000006

1846

#define V_0280A0_COLOR_8_8 0x00000007

1847

#define V_0280A0_COLOR_5_6_5 0x00000008

1848

#define V_0280A0_COLOR_6_5_5 0x00000009

1849

#define V_0280A0_COLOR_1_5_5_5 0x0000000A

1850

#define V_0280A0_COLOR_4_4_4_4 0x0000000B

1851

#define V_0280A0_COLOR_5_5_5_1 0x0000000C

1852

#define V_0280A0_COLOR_32 0x0000000D

1853

#define V_0280A0_COLOR_32_FLOAT 0x0000000E

1854

#define V_0280A0_COLOR_16_16 0x0000000F

1855

#define V_0280A0_COLOR_16_16_FLOAT 0x00000010

1856

#define V_0280A0_COLOR_8_24 0x00000011

1857

#define V_0280A0_COLOR_8_24_FLOAT 0x00000012

1858

#define V_0280A0_COLOR_24_8 0x00000013

1859

#define V_0280A0_COLOR_24_8_FLOAT 0x00000014

1860

#define V_0280A0_COLOR_10_11_11 0x00000015

1861

#define V_0280A0_COLOR_10_11_11_FLOAT 0x00000016

1862

#define V_0280A0_COLOR_11_11_10 0x00000017

1863

#define V_0280A0_COLOR_11_11_10_FLOAT 0x00000018

1864

#define V_0280A0_COLOR_2_10_10_10 0x00000019

1865

#define V_0280A0_COLOR_8_8_8_8 0x0000001A

1866

#define V_0280A0_COLOR_10_10_10_2 0x0000001B

1867

#define V_0280A0_COLOR_X24_8_32_FLOAT 0x0000001C

1868

#define V_0280A0_COLOR_32_32 0x0000001D

1869

#define V_0280A0_COLOR_32_32_FLOAT 0x0000001E

1870

#define V_0280A0_COLOR_16_16_16_16 0x0000001F

1871

#define V_0280A0_COLOR_16_16_16_16_FLOAT 0x00000020

1872

#define V_0280A0_COLOR_32_32_32_32 0x00000022

1873

#define V_0280A0_COLOR_32_32_32_32_FLOAT 0x00000023

1874

#define S_0280A0_ARRAY_MODE(x) (((x) & 0xF) << 8)

1875

#define G_0280A0_ARRAY_MODE(x) (((x) >> 8) & 0xF)

1876

#define C_0280A0_ARRAY_MODE 0xFFFFF0FF

1877

#define V_0280A0_ARRAY_LINEAR_GENERAL 0x00000000

1878

#define V_0280A0_ARRAY_LINEAR_ALIGNED 0x00000001

1879

#define V_0280A0_ARRAY_1D_TILED_THIN1 0x00000002

1880

#define V_0280A0_ARRAY_2D_TILED_THIN1 0x00000004

1881

#define S_0280A0_NUMBER_TYPE(x) (((x) & 0x7) << 12)

1882

#define G_0280A0_NUMBER_TYPE(x) (((x) >> 12) & 0x7)

1883

#define C_0280A0_NUMBER_TYPE 0xFFFF8FFF

1884

#define S_0280A0_READ_SIZE(x) (((x) & 0x1) << 15)

1885

#define G_0280A0_READ_SIZE(x) (((x) >> 15) & 0x1)

1886

#define C_0280A0_READ_SIZE 0xFFFF7FFF

1887

#define S_0280A0_COMP_SWAP(x) (((x) & 0x3) << 16)

1888

#define G_0280A0_COMP_SWAP(x) (((x) >> 16) & 0x3)

1889

#define C_0280A0_COMP_SWAP 0xFFFCFFFF

1890

#define S_0280A0_TILE_MODE(x) (((x) & 0x3) << 18)

1891

#define G_0280A0_TILE_MODE(x) (((x) >> 18) & 0x3)

1892

#define C_0280A0_TILE_MODE 0xFFF3FFFF

Marek Olšák

c116cc9

2012-08-19 02:22:09 +0200

[diff] [blame]

1893

#define V_0280A0_TILE_DISABLE 0

1894

#define V_0280A0_CLEAR_ENABLE 1

1895

#define V_0280A0_FRAG_ENABLE 2

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

1896

#define S_0280A0_BLEND_CLAMP(x) (((x) & 0x1) << 20)

1897

#define G_0280A0_BLEND_CLAMP(x) (((x) >> 20) & 0x1)

1898

#define C_0280A0_BLEND_CLAMP 0xFFEFFFFF

1899

#define S_0280A0_CLEAR_COLOR(x) (((x) & 0x1) << 21)

1900

#define G_0280A0_CLEAR_COLOR(x) (((x) >> 21) & 0x1)

1901

#define C_0280A0_CLEAR_COLOR 0xFFDFFFFF

1902

#define S_0280A0_BLEND_BYPASS(x) (((x) & 0x1) << 22)

1903

#define G_0280A0_BLEND_BYPASS(x) (((x) >> 22) & 0x1)

1904

#define C_0280A0_BLEND_BYPASS 0xFFBFFFFF

1905

#define S_0280A0_BLEND_FLOAT32(x) (((x) & 0x1) << 23)

1906

#define G_0280A0_BLEND_FLOAT32(x) (((x) >> 23) & 0x1)

1907

#define C_0280A0_BLEND_FLOAT32 0xFF7FFFFF

1908

#define S_0280A0_SIMPLE_FLOAT(x) (((x) & 0x1) << 24)

1909

#define G_0280A0_SIMPLE_FLOAT(x) (((x) >> 24) & 0x1)

1910

#define C_0280A0_SIMPLE_FLOAT 0xFEFFFFFF

1911

#define S_0280A0_ROUND_MODE(x) (((x) & 0x1) << 25)

1912

#define G_0280A0_ROUND_MODE(x) (((x) >> 25) & 0x1)

1913

#define C_0280A0_ROUND_MODE 0xFDFFFFFF

1914

#define S_0280A0_TILE_COMPACT(x) (((x) & 0x1) << 26)

1915

#define G_0280A0_TILE_COMPACT(x) (((x) >> 26) & 0x1)

1916

#define C_0280A0_TILE_COMPACT 0xFBFFFFFF

1917

#define S_0280A0_SOURCE_FORMAT(x) (((x) & 0x1) << 27)

1918

#define G_0280A0_SOURCE_FORMAT(x) (((x) >> 27) & 0x1)

1919

#define C_0280A0_SOURCE_FORMAT 0xF7FFFFFF

1920

#define R_0280A4_CB_COLOR1_INFO 0x0280A4

1921

#define R_0280A8_CB_COLOR2_INFO 0x0280A8

1922

#define R_0280AC_CB_COLOR3_INFO 0x0280AC

1923

#define R_0280B0_CB_COLOR4_INFO 0x0280B0

1924

#define R_0280B4_CB_COLOR5_INFO 0x0280B4

1925

#define R_0280B8_CB_COLOR6_INFO 0x0280B8

1926

#define R_0280BC_CB_COLOR7_INFO 0x0280BC

1927

#define R_028060_CB_COLOR0_SIZE 0x028060

1928

#define S_028060_PITCH_TILE_MAX(x) (((x) & 0x3FF) << 0)

1929

#define G_028060_PITCH_TILE_MAX(x) (((x) >> 0) & 0x3FF)

1930

#define C_028060_PITCH_TILE_MAX 0xFFFFFC00

1931

#define S_028060_SLICE_TILE_MAX(x) (((x) & 0xFFFFF) << 10)

1932

#define G_028060_SLICE_TILE_MAX(x) (((x) >> 10) & 0xFFFFF)

1933

#define C_028060_SLICE_TILE_MAX 0xC00003FF

1934

#define R_028064_CB_COLOR1_SIZE 0x028064

1935

#define R_028068_CB_COLOR2_SIZE 0x028068

1936

#define R_02806C_CB_COLOR3_SIZE 0x02806C

1937

#define R_028070_CB_COLOR4_SIZE 0x028070

1938

#define R_028074_CB_COLOR5_SIZE 0x028074

1939

#define R_028078_CB_COLOR6_SIZE 0x028078

1940

#define R_02807C_CB_COLOR7_SIZE 0x02807C

1941

#define R_028238_CB_TARGET_MASK 0x028238

1942

#define S_028238_TARGET0_ENABLE(x) (((x) & 0xF) << 0)

1943

#define G_028238_TARGET0_ENABLE(x) (((x) >> 0) & 0xF)

1944

#define C_028238_TARGET0_ENABLE 0xFFFFFFF0

1945

#define S_028238_TARGET1_ENABLE(x) (((x) & 0xF) << 4)

1946

#define G_028238_TARGET1_ENABLE(x) (((x) >> 4) & 0xF)

1947

#define C_028238_TARGET1_ENABLE 0xFFFFFF0F

1948

#define S_028238_TARGET2_ENABLE(x) (((x) & 0xF) << 8)

1949

#define G_028238_TARGET2_ENABLE(x) (((x) >> 8) & 0xF)

1950

#define C_028238_TARGET2_ENABLE 0xFFFFF0FF

1951

#define S_028238_TARGET3_ENABLE(x) (((x) & 0xF) << 12)

1952

#define G_028238_TARGET3_ENABLE(x) (((x) >> 12) & 0xF)

1953

#define C_028238_TARGET3_ENABLE 0xFFFF0FFF

1954

#define S_028238_TARGET4_ENABLE(x) (((x) & 0xF) << 16)

1955

#define G_028238_TARGET4_ENABLE(x) (((x) >> 16) & 0xF)

1956

#define C_028238_TARGET4_ENABLE 0xFFF0FFFF

1957

#define S_028238_TARGET5_ENABLE(x) (((x) & 0xF) << 20)

1958

#define G_028238_TARGET5_ENABLE(x) (((x) >> 20) & 0xF)

1959

#define C_028238_TARGET5_ENABLE 0xFF0FFFFF

1960

#define S_028238_TARGET6_ENABLE(x) (((x) & 0xF) << 24)

1961

#define G_028238_TARGET6_ENABLE(x) (((x) >> 24) & 0xF)

1962

#define C_028238_TARGET6_ENABLE 0xF0FFFFFF

1963

#define S_028238_TARGET7_ENABLE(x) (((x) & 0xF) << 28)

1964

#define G_028238_TARGET7_ENABLE(x) (((x) >> 28) & 0xF)

1965

#define C_028238_TARGET7_ENABLE 0x0FFFFFFF

1966

#define R_02823C_CB_SHADER_MASK 0x02823C

1967

#define S_02823C_OUTPUT0_ENABLE(x) (((x) & 0xF) << 0)

1968

#define G_02823C_OUTPUT0_ENABLE(x) (((x) >> 0) & 0xF)

1969

#define C_02823C_OUTPUT0_ENABLE 0xFFFFFFF0

1970

#define S_02823C_OUTPUT1_ENABLE(x) (((x) & 0xF) << 4)

1971

#define G_02823C_OUTPUT1_ENABLE(x) (((x) >> 4) & 0xF)

1972

#define C_02823C_OUTPUT1_ENABLE 0xFFFFFF0F

1973

#define S_02823C_OUTPUT2_ENABLE(x) (((x) & 0xF) << 8)

1974

#define G_02823C_OUTPUT2_ENABLE(x) (((x) >> 8) & 0xF)

1975

#define C_02823C_OUTPUT2_ENABLE 0xFFFFF0FF

1976

#define S_02823C_OUTPUT3_ENABLE(x) (((x) & 0xF) << 12)

1977

#define G_02823C_OUTPUT3_ENABLE(x) (((x) >> 12) & 0xF)

1978

#define C_02823C_OUTPUT3_ENABLE 0xFFFF0FFF

1979

#define S_02823C_OUTPUT4_ENABLE(x) (((x) & 0xF) << 16)

1980

#define G_02823C_OUTPUT4_ENABLE(x) (((x) >> 16) & 0xF)

1981

#define C_02823C_OUTPUT4_ENABLE 0xFFF0FFFF

1982

#define S_02823C_OUTPUT5_ENABLE(x) (((x) & 0xF) << 20)

1983

#define G_02823C_OUTPUT5_ENABLE(x) (((x) >> 20) & 0xF)

1984

#define C_02823C_OUTPUT5_ENABLE 0xFF0FFFFF

1985

#define S_02823C_OUTPUT6_ENABLE(x) (((x) & 0xF) << 24)

1986

#define G_02823C_OUTPUT6_ENABLE(x) (((x) >> 24) & 0xF)

1987

#define C_02823C_OUTPUT6_ENABLE 0xF0FFFFFF

1988

#define S_02823C_OUTPUT7_ENABLE(x) (((x) & 0xF) << 28)

1989

#define G_02823C_OUTPUT7_ENABLE(x) (((x) >> 28) & 0xF)

1990

#define C_02823C_OUTPUT7_ENABLE 0x0FFFFFFF

1991

#define R_028AB0_VGT_STRMOUT_EN 0x028AB0

1992

#define S_028AB0_STREAMOUT(x) (((x) & 0x1) << 0)

1993

#define G_028AB0_STREAMOUT(x) (((x) >> 0) & 0x1)

1994

#define C_028AB0_STREAMOUT 0xFFFFFFFE

1995

#define R_028B20_VGT_STRMOUT_BUFFER_EN 0x028B20

1996

#define S_028B20_BUFFER_0_EN(x) (((x) & 0x1) << 0)

1997

#define G_028B20_BUFFER_0_EN(x) (((x) >> 0) & 0x1)

1998

#define C_028B20_BUFFER_0_EN 0xFFFFFFFE

1999

#define S_028B20_BUFFER_1_EN(x) (((x) & 0x1) << 1)

2000

#define G_028B20_BUFFER_1_EN(x) (((x) >> 1) & 0x1)

2001

#define C_028B20_BUFFER_1_EN 0xFFFFFFFD

2002

#define S_028B20_BUFFER_2_EN(x) (((x) & 0x1) << 2)

2003

#define G_028B20_BUFFER_2_EN(x) (((x) >> 2) & 0x1)

2004

#define C_028B20_BUFFER_2_EN 0xFFFFFFFB

2005

#define S_028B20_BUFFER_3_EN(x) (((x) & 0x1) << 3)

2006

#define G_028B20_BUFFER_3_EN(x) (((x) >> 3) & 0x1)

2007

#define C_028B20_BUFFER_3_EN 0xFFFFFFF7

2008

#define S_028B20_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

2009

#define G_028B20_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

2010

#define C_028B20_SIZE 0x00000000

2011

#define R_038000_SQ_TEX_RESOURCE_WORD0_0 0x038000

2012

#define S_038000_DIM(x) (((x) & 0x7) << 0)

2013

#define G_038000_DIM(x) (((x) >> 0) & 0x7)

2014

#define C_038000_DIM 0xFFFFFFF8

2015

#define V_038000_SQ_TEX_DIM_1D 0x00000000

2016

#define V_038000_SQ_TEX_DIM_2D 0x00000001

2017

#define V_038000_SQ_TEX_DIM_3D 0x00000002

2018

#define V_038000_SQ_TEX_DIM_CUBEMAP 0x00000003

2019

#define V_038000_SQ_TEX_DIM_1D_ARRAY 0x00000004

2020

#define V_038000_SQ_TEX_DIM_2D_ARRAY 0x00000005

2021

#define V_038000_SQ_TEX_DIM_2D_MSAA 0x00000006

2022

#define V_038000_SQ_TEX_DIM_2D_ARRAY_MSAA 0x00000007

2023

#define S_038000_TILE_MODE(x) (((x) & 0xF) << 3)

2024

#define G_038000_TILE_MODE(x) (((x) >> 3) & 0xF)

2025

#define C_038000_TILE_MODE 0xFFFFFF87

Alex Deucher

7f81337

2010-05-20 12:43:52 -0400

[diff] [blame]

2026

#define V_038000_ARRAY_LINEAR_GENERAL 0x00000000

2027

#define V_038000_ARRAY_LINEAR_ALIGNED 0x00000001

2028

#define V_038000_ARRAY_1D_TILED_THIN1 0x00000002

2029

#define V_038000_ARRAY_2D_TILED_THIN1 0x00000004

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

2030

#define S_038000_TILE_TYPE(x) (((x) & 0x1) << 7)

2031

#define G_038000_TILE_TYPE(x) (((x) >> 7) & 0x1)

2032

#define C_038000_TILE_TYPE 0xFFFFFF7F

2033

#define S_038000_PITCH(x) (((x) & 0x7FF) << 8)

2034

#define G_038000_PITCH(x) (((x) >> 8) & 0x7FF)

2035

#define C_038000_PITCH 0xFFF800FF

2036

#define S_038000_TEX_WIDTH(x) (((x) & 0x1FFF) << 19)

2037

#define G_038000_TEX_WIDTH(x) (((x) >> 19) & 0x1FFF)

2038

#define C_038000_TEX_WIDTH 0x0007FFFF

2039

#define R_038004_SQ_TEX_RESOURCE_WORD1_0 0x038004

2040

#define S_038004_TEX_HEIGHT(x) (((x) & 0x1FFF) << 0)

2041

#define G_038004_TEX_HEIGHT(x) (((x) >> 0) & 0x1FFF)

2042

#define C_038004_TEX_HEIGHT 0xFFFFE000

2043

#define S_038004_TEX_DEPTH(x) (((x) & 0x1FFF) << 13)

2044

#define G_038004_TEX_DEPTH(x) (((x) >> 13) & 0x1FFF)

2045

#define C_038004_TEX_DEPTH 0xFC001FFF

2046

#define S_038004_DATA_FORMAT(x) (((x) & 0x3F) << 26)

2047

#define G_038004_DATA_FORMAT(x) (((x) >> 26) & 0x3F)

2048

#define C_038004_DATA_FORMAT 0x03FFFFFF

2049

#define V_038004_COLOR_INVALID 0x00000000

2050

#define V_038004_COLOR_8 0x00000001

2051

#define V_038004_COLOR_4_4 0x00000002

2052

#define V_038004_COLOR_3_3_2 0x00000003

2053

#define V_038004_COLOR_16 0x00000005

2054

#define V_038004_COLOR_16_FLOAT 0x00000006

2055

#define V_038004_COLOR_8_8 0x00000007

2056

#define V_038004_COLOR_5_6_5 0x00000008

2057

#define V_038004_COLOR_6_5_5 0x00000009

2058

#define V_038004_COLOR_1_5_5_5 0x0000000A

2059

#define V_038004_COLOR_4_4_4_4 0x0000000B

2060

#define V_038004_COLOR_5_5_5_1 0x0000000C

2061

#define V_038004_COLOR_32 0x0000000D

2062

#define V_038004_COLOR_32_FLOAT 0x0000000E

2063

#define V_038004_COLOR_16_16 0x0000000F

2064

#define V_038004_COLOR_16_16_FLOAT 0x00000010

2065

#define V_038004_COLOR_8_24 0x00000011

2066

#define V_038004_COLOR_8_24_FLOAT 0x00000012

2067

#define V_038004_COLOR_24_8 0x00000013

2068

#define V_038004_COLOR_24_8_FLOAT 0x00000014

2069

#define V_038004_COLOR_10_11_11 0x00000015

2070

#define V_038004_COLOR_10_11_11_FLOAT 0x00000016

2071

#define V_038004_COLOR_11_11_10 0x00000017

2072

#define V_038004_COLOR_11_11_10_FLOAT 0x00000018

2073

#define V_038004_COLOR_2_10_10_10 0x00000019

2074

#define V_038004_COLOR_8_8_8_8 0x0000001A

2075

#define V_038004_COLOR_10_10_10_2 0x0000001B

2076

#define V_038004_COLOR_X24_8_32_FLOAT 0x0000001C

2077

#define V_038004_COLOR_32_32 0x0000001D

2078

#define V_038004_COLOR_32_32_FLOAT 0x0000001E

2079

#define V_038004_COLOR_16_16_16_16 0x0000001F

2080

#define V_038004_COLOR_16_16_16_16_FLOAT 0x00000020

2081

#define V_038004_COLOR_32_32_32_32 0x00000022

2082

#define V_038004_COLOR_32_32_32_32_FLOAT 0x00000023

2083

#define V_038004_FMT_1 0x00000025

2084

#define V_038004_FMT_GB_GR 0x00000027

2085

#define V_038004_FMT_BG_RG 0x00000028

2086

#define V_038004_FMT_32_AS_8 0x00000029

2087

#define V_038004_FMT_32_AS_8_8 0x0000002A

2088

#define V_038004_FMT_5_9_9_9_SHAREDEXP 0x0000002B

2089

#define V_038004_FMT_8_8_8 0x0000002C

2090

#define V_038004_FMT_16_16_16 0x0000002D

2091

#define V_038004_FMT_16_16_16_FLOAT 0x0000002E

2092

#define V_038004_FMT_32_32_32 0x0000002F

2093

#define V_038004_FMT_32_32_32_FLOAT 0x00000030

Dave Airlie

60b212f

2011-02-18 05:51:58 +0000

[diff] [blame]

2094

#define V_038004_FMT_BC1 0x00000031

2095

#define V_038004_FMT_BC2 0x00000032

2096

#define V_038004_FMT_BC3 0x00000033

2097

#define V_038004_FMT_BC4 0x00000034

2098

#define V_038004_FMT_BC5 0x00000035

Marek Olšák

fe6f0bd

2011-05-07 01:09:57 +0200

[diff] [blame]

2099

#define V_038004_FMT_BC6 0x00000036

2100

#define V_038004_FMT_BC7 0x00000037

2101

#define V_038004_FMT_32_AS_32_32_32_32 0x00000038

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

2102

#define R_038010_SQ_TEX_RESOURCE_WORD4_0 0x038010

2103

#define S_038010_FORMAT_COMP_X(x) (((x) & 0x3) << 0)

2104

#define G_038010_FORMAT_COMP_X(x) (((x) >> 0) & 0x3)

2105

#define C_038010_FORMAT_COMP_X 0xFFFFFFFC

2106

#define S_038010_FORMAT_COMP_Y(x) (((x) & 0x3) << 2)

2107

#define G_038010_FORMAT_COMP_Y(x) (((x) >> 2) & 0x3)

2108

#define C_038010_FORMAT_COMP_Y 0xFFFFFFF3

2109

#define S_038010_FORMAT_COMP_Z(x) (((x) & 0x3) << 4)

2110

#define G_038010_FORMAT_COMP_Z(x) (((x) >> 4) & 0x3)

2111

#define C_038010_FORMAT_COMP_Z 0xFFFFFFCF

2112

#define S_038010_FORMAT_COMP_W(x) (((x) & 0x3) << 6)

2113

#define G_038010_FORMAT_COMP_W(x) (((x) >> 6) & 0x3)

2114

#define C_038010_FORMAT_COMP_W 0xFFFFFF3F

2115

#define S_038010_NUM_FORMAT_ALL(x) (((x) & 0x3) << 8)

2116

#define G_038010_NUM_FORMAT_ALL(x) (((x) >> 8) & 0x3)

2117

#define C_038010_NUM_FORMAT_ALL 0xFFFFFCFF

2118

#define S_038010_SRF_MODE_ALL(x) (((x) & 0x1) << 10)

2119

#define G_038010_SRF_MODE_ALL(x) (((x) >> 10) & 0x1)

2120

#define C_038010_SRF_MODE_ALL 0xFFFFFBFF

2121

#define S_038010_FORCE_DEGAMMA(x) (((x) & 0x1) << 11)

2122

#define G_038010_FORCE_DEGAMMA(x) (((x) >> 11) & 0x1)

2123

#define C_038010_FORCE_DEGAMMA 0xFFFFF7FF

2124

#define S_038010_ENDIAN_SWAP(x) (((x) & 0x3) << 12)

2125

#define G_038010_ENDIAN_SWAP(x) (((x) >> 12) & 0x3)

2126

#define C_038010_ENDIAN_SWAP 0xFFFFCFFF

2127

#define S_038010_REQUEST_SIZE(x) (((x) & 0x3) << 14)

2128

#define G_038010_REQUEST_SIZE(x) (((x) >> 14) & 0x3)

2129

#define C_038010_REQUEST_SIZE 0xFFFF3FFF

2130

#define S_038010_DST_SEL_X(x) (((x) & 0x7) << 16)

2131

#define G_038010_DST_SEL_X(x) (((x) >> 16) & 0x7)

2132

#define C_038010_DST_SEL_X 0xFFF8FFFF

2133

#define S_038010_DST_SEL_Y(x) (((x) & 0x7) << 19)

2134

#define G_038010_DST_SEL_Y(x) (((x) >> 19) & 0x7)

2135

#define C_038010_DST_SEL_Y 0xFFC7FFFF

2136

#define S_038010_DST_SEL_Z(x) (((x) & 0x7) << 22)

2137

#define G_038010_DST_SEL_Z(x) (((x) >> 22) & 0x7)

2138

#define C_038010_DST_SEL_Z 0xFE3FFFFF

2139

#define S_038010_DST_SEL_W(x) (((x) & 0x7) << 25)

2140

#define G_038010_DST_SEL_W(x) (((x) >> 25) & 0x7)

2141

#define C_038010_DST_SEL_W 0xF1FFFFFF

Ilija Hadzic

3a38612

2011-10-12 23:29:37 -0400

[diff] [blame]

# define SQ_SEL_X 0

# define SQ_SEL_Y 1

# define SQ_SEL_Z 2

# define SQ_SEL_W 3

# define SQ_SEL_0 4

# define SQ_SEL_1 5

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

2148

#define S_038010_BASE_LEVEL(x) (((x) & 0xF) << 28)

2149

#define G_038010_BASE_LEVEL(x) (((x) >> 28) & 0xF)

2150

#define C_038010_BASE_LEVEL 0x0FFFFFFF

2151

#define R_038014_SQ_TEX_RESOURCE_WORD5_0 0x038014

2152

#define S_038014_LAST_LEVEL(x) (((x) & 0xF) << 0)

2153

#define G_038014_LAST_LEVEL(x) (((x) >> 0) & 0xF)

2154

#define C_038014_LAST_LEVEL 0xFFFFFFF0

2155

#define S_038014_BASE_ARRAY(x) (((x) & 0x1FFF) << 4)

2156

#define G_038014_BASE_ARRAY(x) (((x) >> 4) & 0x1FFF)

2157

#define C_038014_BASE_ARRAY 0xFFFE000F

2158

#define S_038014_LAST_ARRAY(x) (((x) & 0x1FFF) << 17)

2159

#define G_038014_LAST_ARRAY(x) (((x) >> 17) & 0x1FFF)

2160

#define C_038014_LAST_ARRAY 0xC001FFFF

2161

#define R_0288A8_SQ_ESGS_RING_ITEMSIZE 0x0288A8

2162

#define S_0288A8_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

2163

#define G_0288A8_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

2164

#define C_0288A8_ITEMSIZE 0xFFFF8000

2165

#define R_008C44_SQ_ESGS_RING_SIZE 0x008C44

2166

#define S_008C44_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

2167

#define G_008C44_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

2168

#define C_008C44_MEM_SIZE 0x00000000

2169

#define R_0288B0_SQ_ESTMP_RING_ITEMSIZE 0x0288B0

2170

#define S_0288B0_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

2171

#define G_0288B0_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

2172

#define C_0288B0_ITEMSIZE 0xFFFF8000

2173

#define R_008C54_SQ_ESTMP_RING_SIZE 0x008C54

2174

#define S_008C54_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

2175

#define G_008C54_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

2176

#define C_008C54_MEM_SIZE 0x00000000

2177

#define R_0288C0_SQ_FBUF_RING_ITEMSIZE 0x0288C0

2178

#define S_0288C0_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

2179

#define G_0288C0_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

2180

#define C_0288C0_ITEMSIZE 0xFFFF8000

2181

#define R_008C74_SQ_FBUF_RING_SIZE 0x008C74

2182

#define S_008C74_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

2183

#define G_008C74_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

2184

#define C_008C74_MEM_SIZE 0x00000000

2185

#define R_0288B4_SQ_GSTMP_RING_ITEMSIZE 0x0288B4

2186

#define S_0288B4_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

2187

#define G_0288B4_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

2188

#define C_0288B4_ITEMSIZE 0xFFFF8000

2189

#define R_008C5C_SQ_GSTMP_RING_SIZE 0x008C5C

2190

#define S_008C5C_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

2191

#define G_008C5C_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

2192

#define C_008C5C_MEM_SIZE 0x00000000

2193

#define R_0288AC_SQ_GSVS_RING_ITEMSIZE 0x0288AC

2194

#define S_0288AC_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

2195

#define G_0288AC_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

2196

#define C_0288AC_ITEMSIZE 0xFFFF8000

2197

#define R_008C4C_SQ_GSVS_RING_SIZE 0x008C4C

2198

#define S_008C4C_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

2199

#define G_008C4C_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

2200

#define C_008C4C_MEM_SIZE 0x00000000

2201

#define R_0288BC_SQ_PSTMP_RING_ITEMSIZE 0x0288BC

2202

#define S_0288BC_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

2203

#define G_0288BC_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

2204

#define C_0288BC_ITEMSIZE 0xFFFF8000

2205

#define R_008C6C_SQ_PSTMP_RING_SIZE 0x008C6C

2206

#define S_008C6C_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

2207

#define G_008C6C_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

2208

#define C_008C6C_MEM_SIZE 0x00000000

2209

#define R_0288C4_SQ_REDUC_RING_ITEMSIZE 0x0288C4

2210

#define S_0288C4_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

2211

#define G_0288C4_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

2212

#define C_0288C4_ITEMSIZE 0xFFFF8000

2213

#define R_008C7C_SQ_REDUC_RING_SIZE 0x008C7C

2214

#define S_008C7C_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

2215

#define G_008C7C_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

2216

#define C_008C7C_MEM_SIZE 0x00000000

2217

#define R_0288B8_SQ_VSTMP_RING_ITEMSIZE 0x0288B8

2218

#define S_0288B8_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

2219

#define G_0288B8_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

2220

#define C_0288B8_ITEMSIZE 0xFFFF8000

2221

#define R_008C64_SQ_VSTMP_RING_SIZE 0x008C64

2222

#define S_008C64_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

2223

#define G_008C64_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

2224

#define C_008C64_MEM_SIZE 0x00000000

2225

#define R_0288C8_SQ_GS_VERT_ITEMSIZE 0x0288C8

2226

#define S_0288C8_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

2227

#define G_0288C8_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

2228

#define C_0288C8_ITEMSIZE 0xFFFF8000

2229

#define R_028010_DB_DEPTH_INFO 0x028010

2230

#define S_028010_FORMAT(x) (((x) & 0x7) << 0)

2231

#define G_028010_FORMAT(x) (((x) >> 0) & 0x7)

2232

#define C_028010_FORMAT 0xFFFFFFF8

2233

#define V_028010_DEPTH_INVALID 0x00000000

2234

#define V_028010_DEPTH_16 0x00000001

2235

#define V_028010_DEPTH_X8_24 0x00000002

2236

#define V_028010_DEPTH_8_24 0x00000003

2237

#define V_028010_DEPTH_X8_24_FLOAT 0x00000004

2238

#define V_028010_DEPTH_8_24_FLOAT 0x00000005

2239

#define V_028010_DEPTH_32_FLOAT 0x00000006

2240

#define V_028010_DEPTH_X24_8_32_FLOAT 0x00000007

2241

#define S_028010_READ_SIZE(x) (((x) & 0x1) << 3)

2242

#define G_028010_READ_SIZE(x) (((x) >> 3) & 0x1)

2243

#define C_028010_READ_SIZE 0xFFFFFFF7

2244

#define S_028010_ARRAY_MODE(x) (((x) & 0xF) << 15)

2245

#define G_028010_ARRAY_MODE(x) (((x) >> 15) & 0xF)

2246

#define C_028010_ARRAY_MODE 0xFFF87FFF

Alex Deucher

7f81337

2010-05-20 12:43:52 -0400

[diff] [blame]

2247

#define V_028010_ARRAY_1D_TILED_THIN1 0x00000002

2248

#define V_028010_ARRAY_2D_TILED_THIN1 0x00000004

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

2249

#define S_028010_TILE_SURFACE_ENABLE(x) (((x) & 0x1) << 25)

2250

#define G_028010_TILE_SURFACE_ENABLE(x) (((x) >> 25) & 0x1)

2251

#define C_028010_TILE_SURFACE_ENABLE 0xFDFFFFFF

2252

#define S_028010_TILE_COMPACT(x) (((x) & 0x1) << 26)

2253

#define G_028010_TILE_COMPACT(x) (((x) >> 26) & 0x1)

2254

#define C_028010_TILE_COMPACT 0xFBFFFFFF

2255

#define S_028010_ZRANGE_PRECISION(x) (((x) & 0x1) << 31)

2256

#define G_028010_ZRANGE_PRECISION(x) (((x) >> 31) & 0x1)

2257

#define C_028010_ZRANGE_PRECISION 0x7FFFFFFF

2258

#define R_028000_DB_DEPTH_SIZE 0x028000

2259

#define S_028000_PITCH_TILE_MAX(x) (((x) & 0x3FF) << 0)

2260

#define G_028000_PITCH_TILE_MAX(x) (((x) >> 0) & 0x3FF)

2261

#define C_028000_PITCH_TILE_MAX 0xFFFFFC00

2262

#define S_028000_SLICE_TILE_MAX(x) (((x) & 0xFFFFF) << 10)

2263

#define G_028000_SLICE_TILE_MAX(x) (((x) >> 10) & 0xFFFFF)

2264

#define C_028000_SLICE_TILE_MAX 0xC00003FF

2265

#define R_028004_DB_DEPTH_VIEW 0x028004

2266

#define S_028004_SLICE_START(x) (((x) & 0x7FF) << 0)

2267

#define G_028004_SLICE_START(x) (((x) >> 0) & 0x7FF)

2268

#define C_028004_SLICE_START 0xFFFFF800

2269

#define S_028004_SLICE_MAX(x) (((x) & 0x7FF) << 13)

2270

#define G_028004_SLICE_MAX(x) (((x) >> 13) & 0x7FF)

2271

#define C_028004_SLICE_MAX 0xFF001FFF

2272

#define R_028800_DB_DEPTH_CONTROL 0x028800

2273

#define S_028800_STENCIL_ENABLE(x) (((x) & 0x1) << 0)

2274

#define G_028800_STENCIL_ENABLE(x) (((x) >> 0) & 0x1)

2275

#define C_028800_STENCIL_ENABLE 0xFFFFFFFE

2276

#define S_028800_Z_ENABLE(x) (((x) & 0x1) << 1)

2277

#define G_028800_Z_ENABLE(x) (((x) >> 1) & 0x1)

2278

#define C_028800_Z_ENABLE 0xFFFFFFFD

2279

#define S_028800_Z_WRITE_ENABLE(x) (((x) & 0x1) << 2)

2280

#define G_028800_Z_WRITE_ENABLE(x) (((x) >> 2) & 0x1)

2281

#define C_028800_Z_WRITE_ENABLE 0xFFFFFFFB

2282

#define S_028800_ZFUNC(x) (((x) & 0x7) << 4)

2283

#define G_028800_ZFUNC(x) (((x) >> 4) & 0x7)

2284

#define C_028800_ZFUNC 0xFFFFFF8F

2285

#define S_028800_BACKFACE_ENABLE(x) (((x) & 0x1) << 7)

2286

#define G_028800_BACKFACE_ENABLE(x) (((x) >> 7) & 0x1)

2287

#define C_028800_BACKFACE_ENABLE 0xFFFFFF7F

2288

#define S_028800_STENCILFUNC(x) (((x) & 0x7) << 8)

2289

#define G_028800_STENCILFUNC(x) (((x) >> 8) & 0x7)

2290

#define C_028800_STENCILFUNC 0xFFFFF8FF

2291

#define S_028800_STENCILFAIL(x) (((x) & 0x7) << 11)

2292

#define G_028800_STENCILFAIL(x) (((x) >> 11) & 0x7)

2293

#define C_028800_STENCILFAIL 0xFFFFC7FF

2294

#define S_028800_STENCILZPASS(x) (((x) & 0x7) << 14)

2295

#define G_028800_STENCILZPASS(x) (((x) >> 14) & 0x7)

2296

#define C_028800_STENCILZPASS 0xFFFE3FFF

2297

#define S_028800_STENCILZFAIL(x) (((x) & 0x7) << 17)

2298

#define G_028800_STENCILZFAIL(x) (((x) >> 17) & 0x7)

2299

#define C_028800_STENCILZFAIL 0xFFF1FFFF

2300

#define S_028800_STENCILFUNC_BF(x) (((x) & 0x7) << 20)

2301

#define G_028800_STENCILFUNC_BF(x) (((x) >> 20) & 0x7)

2302

#define C_028800_STENCILFUNC_BF 0xFF8FFFFF

2303

#define S_028800_STENCILFAIL_BF(x) (((x) & 0x7) << 23)

2304

#define G_028800_STENCILFAIL_BF(x) (((x) >> 23) & 0x7)

2305

#define C_028800_STENCILFAIL_BF 0xFC7FFFFF

2306

#define S_028800_STENCILZPASS_BF(x) (((x) & 0x7) << 26)

2307

#define G_028800_STENCILZPASS_BF(x) (((x) >> 26) & 0x7)

2308

#define C_028800_STENCILZPASS_BF 0xE3FFFFFF

2309

#define S_028800_STENCILZFAIL_BF(x) (((x) & 0x7) << 29)

2310

#define G_028800_STENCILZFAIL_BF(x) (((x) >> 29) & 0x7)

2311

#define C_028800_STENCILZFAIL_BF 0x1FFFFFFF

Jerome Glisse

c8c15ff

2010-01-18 13:01:36 +0100

[diff] [blame]

2312

Jerome Glisse