blob: 538abd50b77ce1380804e648bdc1656a86bf1f9b [file] [log] [blame]
Shawn Guo95ceafd2012-09-06 07:09:11 +00001/*
2 * Copyright (C) 2012 Freescale Semiconductor, Inc.
3 *
Viresh Kumar748c8762014-08-28 11:22:24 +05304 * Copyright (C) 2014 Linaro.
5 * Viresh Kumar <viresh.kumar@linaro.org>
6 *
Viresh Kumarbbcf0712014-09-09 19:58:03 +05307 * The OPP code in function set_target() is reused from
Shawn Guo95ceafd2012-09-06 07:09:11 +00008 * drivers/cpufreq/omap-cpufreq.c
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 */
14
15#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
16
17#include <linux/clk.h>
Sudeep KarkadaNageshae1825b22013-09-10 18:59:46 +010018#include <linux/cpu.h>
Eduardo Valentin77cff592013-07-15 09:09:14 -040019#include <linux/cpu_cooling.h>
Shawn Guo95ceafd2012-09-06 07:09:11 +000020#include <linux/cpufreq.h>
Thomas Petazzoni34e5a522014-10-19 11:30:28 +020021#include <linux/cpufreq-dt.h>
Eduardo Valentin77cff592013-07-15 09:09:14 -040022#include <linux/cpumask.h>
Shawn Guo95ceafd2012-09-06 07:09:11 +000023#include <linux/err.h>
24#include <linux/module.h>
25#include <linux/of.h>
Nishanth Menone4db1c72013-09-19 16:03:52 -050026#include <linux/pm_opp.h>
Shawn Guo5553f9e2013-01-30 14:27:49 +000027#include <linux/platform_device.h>
Shawn Guo95ceafd2012-09-06 07:09:11 +000028#include <linux/regulator/consumer.h>
29#include <linux/slab.h>
Eduardo Valentin77cff592013-07-15 09:09:14 -040030#include <linux/thermal.h>
Shawn Guo95ceafd2012-09-06 07:09:11 +000031
Viresh Kumard2f31f12014-08-28 11:22:28 +053032struct private_data {
33 struct device *cpu_dev;
34 struct regulator *cpu_reg;
35 struct thermal_cooling_device *cdev;
36 unsigned int voltage_tolerance; /* in percentage */
37};
Shawn Guo95ceafd2012-09-06 07:09:11 +000038
Viresh Kumarbbcf0712014-09-09 19:58:03 +053039static int set_target(struct cpufreq_policy *policy, unsigned int index)
Shawn Guo95ceafd2012-09-06 07:09:11 +000040{
Nishanth Menon47d43ba2013-09-19 16:03:51 -050041 struct dev_pm_opp *opp;
Viresh Kumard2f31f12014-08-28 11:22:28 +053042 struct cpufreq_frequency_table *freq_table = policy->freq_table;
43 struct clk *cpu_clk = policy->clk;
44 struct private_data *priv = policy->driver_data;
45 struct device *cpu_dev = priv->cpu_dev;
46 struct regulator *cpu_reg = priv->cpu_reg;
jhbird.choi@samsung.com5df60552013-03-18 08:09:42 +000047 unsigned long volt = 0, volt_old = 0, tol = 0;
Viresh Kumard4019f02013-08-14 19:38:24 +053048 unsigned int old_freq, new_freq;
Guennadi Liakhovetski0ca68432013-02-25 18:22:37 +010049 long freq_Hz, freq_exact;
Shawn Guo95ceafd2012-09-06 07:09:11 +000050 int ret;
51
Shawn Guo95ceafd2012-09-06 07:09:11 +000052 freq_Hz = clk_round_rate(cpu_clk, freq_table[index].frequency * 1000);
Paul Walmsley2209b0c2013-11-25 18:01:18 -080053 if (freq_Hz <= 0)
Shawn Guo95ceafd2012-09-06 07:09:11 +000054 freq_Hz = freq_table[index].frequency * 1000;
Shawn Guo95ceafd2012-09-06 07:09:11 +000055
Viresh Kumard4019f02013-08-14 19:38:24 +053056 freq_exact = freq_Hz;
57 new_freq = freq_Hz / 1000;
58 old_freq = clk_get_rate(cpu_clk) / 1000;
Shawn Guo95ceafd2012-09-06 07:09:11 +000059
Mark Brown4a511de2013-08-13 14:58:24 +020060 if (!IS_ERR(cpu_reg)) {
Stefan Wahren0a1e8792014-10-17 22:09:48 +000061 unsigned long opp_freq;
62
Nishanth Menon78e8eb82013-01-18 19:52:33 +000063 rcu_read_lock();
Nishanth Menon5d4879c2013-09-19 16:03:50 -050064 opp = dev_pm_opp_find_freq_ceil(cpu_dev, &freq_Hz);
Shawn Guo95ceafd2012-09-06 07:09:11 +000065 if (IS_ERR(opp)) {
Nishanth Menon78e8eb82013-01-18 19:52:33 +000066 rcu_read_unlock();
Viresh Kumarfbd48ca2014-08-28 11:22:27 +053067 dev_err(cpu_dev, "failed to find OPP for %ld\n",
68 freq_Hz);
Viresh Kumard4019f02013-08-14 19:38:24 +053069 return PTR_ERR(opp);
Shawn Guo95ceafd2012-09-06 07:09:11 +000070 }
Nishanth Menon5d4879c2013-09-19 16:03:50 -050071 volt = dev_pm_opp_get_voltage(opp);
Stefan Wahren0a1e8792014-10-17 22:09:48 +000072 opp_freq = dev_pm_opp_get_freq(opp);
Nishanth Menon78e8eb82013-01-18 19:52:33 +000073 rcu_read_unlock();
Viresh Kumard2f31f12014-08-28 11:22:28 +053074 tol = volt * priv->voltage_tolerance / 100;
Shawn Guo95ceafd2012-09-06 07:09:11 +000075 volt_old = regulator_get_voltage(cpu_reg);
Stefan Wahren0a1e8792014-10-17 22:09:48 +000076 dev_dbg(cpu_dev, "Found OPP: %ld kHz, %ld uV\n",
77 opp_freq / 1000, volt);
Shawn Guo95ceafd2012-09-06 07:09:11 +000078 }
79
Viresh Kumarfbd48ca2014-08-28 11:22:27 +053080 dev_dbg(cpu_dev, "%u MHz, %ld mV --> %u MHz, %ld mV\n",
Stefan Wahren8197bb12014-10-17 22:09:49 +000081 old_freq / 1000, (volt_old > 0) ? volt_old / 1000 : -1,
Viresh Kumarfbd48ca2014-08-28 11:22:27 +053082 new_freq / 1000, volt ? volt / 1000 : -1);
Shawn Guo95ceafd2012-09-06 07:09:11 +000083
84 /* scaling up? scale voltage before frequency */
Viresh Kumard4019f02013-08-14 19:38:24 +053085 if (!IS_ERR(cpu_reg) && new_freq > old_freq) {
Shawn Guo95ceafd2012-09-06 07:09:11 +000086 ret = regulator_set_voltage_tol(cpu_reg, volt, tol);
87 if (ret) {
Viresh Kumarfbd48ca2014-08-28 11:22:27 +053088 dev_err(cpu_dev, "failed to scale voltage up: %d\n",
89 ret);
Viresh Kumard4019f02013-08-14 19:38:24 +053090 return ret;
Shawn Guo95ceafd2012-09-06 07:09:11 +000091 }
92 }
93
Guennadi Liakhovetski0ca68432013-02-25 18:22:37 +010094 ret = clk_set_rate(cpu_clk, freq_exact);
Shawn Guo95ceafd2012-09-06 07:09:11 +000095 if (ret) {
Viresh Kumarfbd48ca2014-08-28 11:22:27 +053096 dev_err(cpu_dev, "failed to set clock rate: %d\n", ret);
Stefan Wahren8197bb12014-10-17 22:09:49 +000097 if (!IS_ERR(cpu_reg) && volt_old > 0)
Shawn Guo95ceafd2012-09-06 07:09:11 +000098 regulator_set_voltage_tol(cpu_reg, volt_old, tol);
Viresh Kumard4019f02013-08-14 19:38:24 +053099 return ret;
Shawn Guo95ceafd2012-09-06 07:09:11 +0000100 }
101
102 /* scaling down? scale voltage after frequency */
Viresh Kumard4019f02013-08-14 19:38:24 +0530103 if (!IS_ERR(cpu_reg) && new_freq < old_freq) {
Shawn Guo95ceafd2012-09-06 07:09:11 +0000104 ret = regulator_set_voltage_tol(cpu_reg, volt, tol);
105 if (ret) {
Viresh Kumarfbd48ca2014-08-28 11:22:27 +0530106 dev_err(cpu_dev, "failed to scale voltage down: %d\n",
107 ret);
Viresh Kumard4019f02013-08-14 19:38:24 +0530108 clk_set_rate(cpu_clk, old_freq * 1000);
Shawn Guo95ceafd2012-09-06 07:09:11 +0000109 }
110 }
111
Viresh Kumarfd143b42013-04-01 12:57:44 +0000112 return ret;
Shawn Guo95ceafd2012-09-06 07:09:11 +0000113}
114
Viresh Kumar95b61052014-08-28 11:22:30 +0530115static int allocate_resources(int cpu, struct device **cdev,
Viresh Kumard2f31f12014-08-28 11:22:28 +0530116 struct regulator **creg, struct clk **cclk)
Shawn Guo95ceafd2012-09-06 07:09:11 +0000117{
Viresh Kumard2f31f12014-08-28 11:22:28 +0530118 struct device *cpu_dev;
119 struct regulator *cpu_reg;
120 struct clk *cpu_clk;
121 int ret = 0;
Viresh Kumar2d2c5e02014-08-28 11:22:29 +0530122 char *reg_cpu0 = "cpu0", *reg_cpu = "cpu", *reg;
Shawn Guo95ceafd2012-09-06 07:09:11 +0000123
Viresh Kumar95b61052014-08-28 11:22:30 +0530124 cpu_dev = get_cpu_device(cpu);
Sudeep KarkadaNageshae1825b22013-09-10 18:59:46 +0100125 if (!cpu_dev) {
Viresh Kumar95b61052014-08-28 11:22:30 +0530126 pr_err("failed to get cpu%d device\n", cpu);
Sudeep KarkadaNageshae1825b22013-09-10 18:59:46 +0100127 return -ENODEV;
128 }
Paolo Pisatif5c3ef22013-03-28 09:24:29 +0000129
Viresh Kumar2d2c5e02014-08-28 11:22:29 +0530130 /* Try "cpu0" for older DTs */
Viresh Kumar95b61052014-08-28 11:22:30 +0530131 if (!cpu)
132 reg = reg_cpu0;
133 else
134 reg = reg_cpu;
Viresh Kumar2d2c5e02014-08-28 11:22:29 +0530135
136try_again:
137 cpu_reg = regulator_get_optional(cpu_dev, reg);
Nishanth Menonfc31d6f2013-05-01 13:38:12 +0000138 if (IS_ERR(cpu_reg)) {
139 /*
Viresh Kumar95b61052014-08-28 11:22:30 +0530140 * If cpu's regulator supply node is present, but regulator is
Nishanth Menonfc31d6f2013-05-01 13:38:12 +0000141 * not yet registered, we should try defering probe.
142 */
143 if (PTR_ERR(cpu_reg) == -EPROBE_DEFER) {
Viresh Kumar95b61052014-08-28 11:22:30 +0530144 dev_dbg(cpu_dev, "cpu%d regulator not ready, retry\n",
145 cpu);
Viresh Kumard2f31f12014-08-28 11:22:28 +0530146 return -EPROBE_DEFER;
Nishanth Menonfc31d6f2013-05-01 13:38:12 +0000147 }
Viresh Kumar2d2c5e02014-08-28 11:22:29 +0530148
149 /* Try with "cpu-supply" */
150 if (reg == reg_cpu0) {
151 reg = reg_cpu;
152 goto try_again;
153 }
154
Thomas Petazzonia00de1a2014-10-19 11:30:29 +0200155 dev_dbg(cpu_dev, "no regulator for cpu%d: %ld\n",
156 cpu, PTR_ERR(cpu_reg));
Nishanth Menonfc31d6f2013-05-01 13:38:12 +0000157 }
158
Lucas Stache3beb0a2014-05-16 12:20:42 +0200159 cpu_clk = clk_get(cpu_dev, NULL);
Shawn Guo95ceafd2012-09-06 07:09:11 +0000160 if (IS_ERR(cpu_clk)) {
Viresh Kumard2f31f12014-08-28 11:22:28 +0530161 /* put regulator */
162 if (!IS_ERR(cpu_reg))
163 regulator_put(cpu_reg);
164
Shawn Guo95ceafd2012-09-06 07:09:11 +0000165 ret = PTR_ERR(cpu_clk);
Viresh Kumar48a86242014-08-28 11:22:26 +0530166
167 /*
168 * If cpu's clk node is present, but clock is not yet
169 * registered, we should try defering probe.
170 */
171 if (ret == -EPROBE_DEFER)
Viresh Kumar95b61052014-08-28 11:22:30 +0530172 dev_dbg(cpu_dev, "cpu%d clock not ready, retry\n", cpu);
Viresh Kumar48a86242014-08-28 11:22:26 +0530173 else
Abhilash Kesavan71796212014-10-31 18:09:33 +0530174 dev_err(cpu_dev, "failed to get cpu%d clock: %d\n", cpu,
175 ret);
Viresh Kumard2f31f12014-08-28 11:22:28 +0530176 } else {
177 *cdev = cpu_dev;
178 *creg = cpu_reg;
179 *cclk = cpu_clk;
180 }
Viresh Kumar48a86242014-08-28 11:22:26 +0530181
Viresh Kumard2f31f12014-08-28 11:22:28 +0530182 return ret;
183}
184
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530185static int cpufreq_init(struct cpufreq_policy *policy)
Viresh Kumard2f31f12014-08-28 11:22:28 +0530186{
Thomas Petazzoni34e5a522014-10-19 11:30:28 +0200187 struct cpufreq_dt_platform_data *pd;
Viresh Kumard2f31f12014-08-28 11:22:28 +0530188 struct cpufreq_frequency_table *freq_table;
Viresh Kumard2f31f12014-08-28 11:22:28 +0530189 struct device_node *np;
190 struct private_data *priv;
191 struct device *cpu_dev;
192 struct regulator *cpu_reg;
193 struct clk *cpu_clk;
Lucas Stach045ee452014-10-24 15:05:55 +0200194 unsigned long min_uV = ~0, max_uV = 0;
Viresh Kumard2f31f12014-08-28 11:22:28 +0530195 unsigned int transition_latency;
196 int ret;
197
Viresh Kumar95b61052014-08-28 11:22:30 +0530198 ret = allocate_resources(policy->cpu, &cpu_dev, &cpu_reg, &cpu_clk);
Viresh Kumard2f31f12014-08-28 11:22:28 +0530199 if (ret) {
200 pr_err("%s: Failed to allocate resources\n: %d", __func__, ret);
201 return ret;
202 }
203
204 np = of_node_get(cpu_dev->of_node);
205 if (!np) {
206 dev_err(cpu_dev, "failed to find cpu%d node\n", policy->cpu);
207 ret = -ENOENT;
208 goto out_put_reg_clk;
Shawn Guo95ceafd2012-09-06 07:09:11 +0000209 }
210
Viresh Kumar1bf8cc32014-07-11 20:24:19 +0530211 /* OPPs might be populated at runtime, don't check for error here */
212 of_init_opp_table(cpu_dev);
Shawn Guo95ceafd2012-09-06 07:09:11 +0000213
Dmitry Torokhov62a041a2014-12-16 15:09:39 -0800214 /*
215 * But we need OPP table to function so if it is not there let's
216 * give platform code chance to provide it for us.
217 */
218 ret = dev_pm_opp_get_opp_count(cpu_dev);
219 if (ret <= 0) {
220 pr_debug("OPP table is not ready, deferring probe\n");
221 ret = -EPROBE_DEFER;
222 goto out_free_opp;
223 }
224
Viresh Kumard2f31f12014-08-28 11:22:28 +0530225 priv = kzalloc(sizeof(*priv), GFP_KERNEL);
226 if (!priv) {
227 ret = -ENOMEM;
Viresh Kumar2f0f6092014-11-25 16:04:21 +0530228 goto out_free_opp;
Viresh Kumard2f31f12014-08-28 11:22:28 +0530229 }
230
231 of_property_read_u32(np, "voltage-tolerance", &priv->voltage_tolerance);
Shawn Guo95ceafd2012-09-06 07:09:11 +0000232
233 if (of_property_read_u32(np, "clock-latency", &transition_latency))
234 transition_latency = CPUFREQ_ETERNAL;
235
Philipp Zabel43c638e2013-09-26 11:19:37 +0200236 if (!IS_ERR(cpu_reg)) {
Lucas Stach045ee452014-10-24 15:05:55 +0200237 unsigned long opp_freq = 0;
Shawn Guo95ceafd2012-09-06 07:09:11 +0000238
239 /*
Lucas Stach045ee452014-10-24 15:05:55 +0200240 * Disable any OPPs where the connected regulator isn't able to
241 * provide the specified voltage and record minimum and maximum
242 * voltage levels.
Shawn Guo95ceafd2012-09-06 07:09:11 +0000243 */
Lucas Stach045ee452014-10-24 15:05:55 +0200244 while (1) {
245 struct dev_pm_opp *opp;
246 unsigned long opp_uV, tol_uV;
247
248 rcu_read_lock();
249 opp = dev_pm_opp_find_freq_ceil(cpu_dev, &opp_freq);
250 if (IS_ERR(opp)) {
251 rcu_read_unlock();
252 break;
253 }
254 opp_uV = dev_pm_opp_get_voltage(opp);
255 rcu_read_unlock();
256
257 tol_uV = opp_uV * priv->voltage_tolerance / 100;
258 if (regulator_is_supported_voltage(cpu_reg, opp_uV,
259 opp_uV + tol_uV)) {
260 if (opp_uV < min_uV)
261 min_uV = opp_uV;
262 if (opp_uV > max_uV)
263 max_uV = opp_uV;
264 } else {
265 dev_pm_opp_disable(cpu_dev, opp_freq);
266 }
267
268 opp_freq++;
269 }
270
Shawn Guo95ceafd2012-09-06 07:09:11 +0000271 ret = regulator_set_voltage_time(cpu_reg, min_uV, max_uV);
272 if (ret > 0)
273 transition_latency += ret * 1000;
274 }
275
Lucas Stach045ee452014-10-24 15:05:55 +0200276 ret = dev_pm_opp_init_cpufreq_table(cpu_dev, &freq_table);
277 if (ret) {
278 pr_err("failed to init cpufreq table: %d\n", ret);
279 goto out_free_priv;
280 }
281
Viresh Kumard2f31f12014-08-28 11:22:28 +0530282 priv->cpu_dev = cpu_dev;
283 priv->cpu_reg = cpu_reg;
284 policy->driver_data = priv;
285
286 policy->clk = cpu_clk;
Thomas Petazzoni34e5a522014-10-19 11:30:28 +0200287 ret = cpufreq_table_validate_and_show(policy, freq_table);
288 if (ret) {
289 dev_err(cpu_dev, "%s: invalid frequency table: %d\n", __func__,
290 ret);
Viresh Kumar9a004422014-11-27 06:07:52 +0530291 goto out_free_cpufreq_table;
Thomas Petazzoni34e5a522014-10-19 11:30:28 +0200292 }
293
294 policy->cpuinfo.transition_latency = transition_latency;
295
296 pd = cpufreq_get_driver_data();
Geert Uytterhoevenc81407f2014-10-27 14:44:40 +0100297 if (!pd || !pd->independent_clocks)
Thomas Petazzoni34e5a522014-10-19 11:30:28 +0200298 cpumask_setall(policy->cpus);
Viresh Kumard2f31f12014-08-28 11:22:28 +0530299
Lucas Stachf9739d22014-09-26 15:33:46 +0200300 of_node_put(np);
301
Shawn Guo95ceafd2012-09-06 07:09:11 +0000302 return 0;
303
Viresh Kumar9a004422014-11-27 06:07:52 +0530304out_free_cpufreq_table:
Nishanth Menon5d4879c2013-09-19 16:03:50 -0500305 dev_pm_opp_free_cpufreq_table(cpu_dev, &freq_table);
Lucas Stach045ee452014-10-24 15:05:55 +0200306out_free_priv:
307 kfree(priv);
Viresh Kumar2f0f6092014-11-25 16:04:21 +0530308out_free_opp:
309 of_free_opp_table(cpu_dev);
Shawn Guo95ceafd2012-09-06 07:09:11 +0000310 of_node_put(np);
Viresh Kumard2f31f12014-08-28 11:22:28 +0530311out_put_reg_clk:
312 clk_put(cpu_clk);
313 if (!IS_ERR(cpu_reg))
314 regulator_put(cpu_reg);
315
316 return ret;
317}
318
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530319static int cpufreq_exit(struct cpufreq_policy *policy)
Viresh Kumard2f31f12014-08-28 11:22:28 +0530320{
321 struct private_data *priv = policy->driver_data;
322
Viresh Kumar9a004422014-11-27 06:07:52 +0530323 if (priv->cdev)
324 cpufreq_cooling_unregister(priv->cdev);
Viresh Kumard2f31f12014-08-28 11:22:28 +0530325 dev_pm_opp_free_cpufreq_table(priv->cpu_dev, &policy->freq_table);
Viresh Kumar2f0f6092014-11-25 16:04:21 +0530326 of_free_opp_table(priv->cpu_dev);
Viresh Kumard2f31f12014-08-28 11:22:28 +0530327 clk_put(policy->clk);
328 if (!IS_ERR(priv->cpu_reg))
329 regulator_put(priv->cpu_reg);
330 kfree(priv);
331
332 return 0;
333}
334
Viresh Kumar9a004422014-11-27 06:07:52 +0530335static void cpufreq_ready(struct cpufreq_policy *policy)
336{
337 struct private_data *priv = policy->driver_data;
338 struct device_node *np = of_node_get(priv->cpu_dev->of_node);
339
340 if (WARN_ON(!np))
341 return;
342
343 /*
344 * For now, just loading the cooling device;
345 * thermal DT code takes care of matching them.
346 */
347 if (of_find_property(np, "#cooling-cells", NULL)) {
348 priv->cdev = of_cpufreq_cooling_register(np,
349 policy->related_cpus);
350 if (IS_ERR(priv->cdev)) {
351 dev_err(priv->cpu_dev,
352 "running cpufreq without cooling device: %ld\n",
353 PTR_ERR(priv->cdev));
354
355 priv->cdev = NULL;
356 }
357 }
358
359 of_node_put(np);
360}
361
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530362static struct cpufreq_driver dt_cpufreq_driver = {
Viresh Kumard2f31f12014-08-28 11:22:28 +0530363 .flags = CPUFREQ_STICKY | CPUFREQ_NEED_INITIAL_FREQ_CHECK,
364 .verify = cpufreq_generic_frequency_table_verify,
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530365 .target_index = set_target,
Viresh Kumard2f31f12014-08-28 11:22:28 +0530366 .get = cpufreq_generic_get,
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530367 .init = cpufreq_init,
368 .exit = cpufreq_exit,
Viresh Kumar9a004422014-11-27 06:07:52 +0530369 .ready = cpufreq_ready,
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530370 .name = "cpufreq-dt",
Viresh Kumard2f31f12014-08-28 11:22:28 +0530371 .attr = cpufreq_generic_attr,
372};
373
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530374static int dt_cpufreq_probe(struct platform_device *pdev)
Viresh Kumard2f31f12014-08-28 11:22:28 +0530375{
376 struct device *cpu_dev;
377 struct regulator *cpu_reg;
378 struct clk *cpu_clk;
379 int ret;
380
381 /*
382 * All per-cluster (CPUs sharing clock/voltages) initialization is done
383 * from ->init(). In probe(), we just need to make sure that clk and
384 * regulators are available. Else defer probe and retry.
385 *
386 * FIXME: Is checking this only for CPU0 sufficient ?
387 */
Viresh Kumar95b61052014-08-28 11:22:30 +0530388 ret = allocate_resources(0, &cpu_dev, &cpu_reg, &cpu_clk);
Viresh Kumard2f31f12014-08-28 11:22:28 +0530389 if (ret)
390 return ret;
391
392 clk_put(cpu_clk);
393 if (!IS_ERR(cpu_reg))
394 regulator_put(cpu_reg);
395
Thomas Petazzoni34e5a522014-10-19 11:30:28 +0200396 dt_cpufreq_driver.driver_data = dev_get_platdata(&pdev->dev);
397
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530398 ret = cpufreq_register_driver(&dt_cpufreq_driver);
Viresh Kumard2f31f12014-08-28 11:22:28 +0530399 if (ret)
400 dev_err(cpu_dev, "failed register driver: %d\n", ret);
401
Shawn Guo95ceafd2012-09-06 07:09:11 +0000402 return ret;
403}
Shawn Guo5553f9e2013-01-30 14:27:49 +0000404
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530405static int dt_cpufreq_remove(struct platform_device *pdev)
Shawn Guo5553f9e2013-01-30 14:27:49 +0000406{
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530407 cpufreq_unregister_driver(&dt_cpufreq_driver);
Shawn Guo5553f9e2013-01-30 14:27:49 +0000408 return 0;
409}
410
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530411static struct platform_driver dt_cpufreq_platdrv = {
Shawn Guo5553f9e2013-01-30 14:27:49 +0000412 .driver = {
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530413 .name = "cpufreq-dt",
Shawn Guo5553f9e2013-01-30 14:27:49 +0000414 .owner = THIS_MODULE,
415 },
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530416 .probe = dt_cpufreq_probe,
417 .remove = dt_cpufreq_remove,
Shawn Guo5553f9e2013-01-30 14:27:49 +0000418};
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530419module_platform_driver(dt_cpufreq_platdrv);
Shawn Guo95ceafd2012-09-06 07:09:11 +0000420
Viresh Kumar748c8762014-08-28 11:22:24 +0530421MODULE_AUTHOR("Viresh Kumar <viresh.kumar@linaro.org>");
Shawn Guo95ceafd2012-09-06 07:09:11 +0000422MODULE_AUTHOR("Shawn Guo <shawn.guo@linaro.org>");
Viresh Kumarbbcf0712014-09-09 19:58:03 +0530423MODULE_DESCRIPTION("Generic cpufreq driver");
Shawn Guo95ceafd2012-09-06 07:09:11 +0000424MODULE_LICENSE("GPL");