blob: f34fc3c81a755c8a70573c50fa0a5b6dfae96a3c [file] [log] [blame]
Stefan Roese6a228452012-03-13 04:56:37 +00001* STMicroelectronics 10/100/1000 Ethernet driver (GMAC)
2
3Required properties:
Dinh Nguyen84c9f8c42012-07-18 13:28:26 +00004- compatible: Should be "snps,dwmac-<ip_version>" "snps,dwmac"
5 For backwards compatibility: "st,spear600-gmac" is also supported.
Stefan Roese6a228452012-03-13 04:56:37 +00006- reg: Address and length of the register set for the device
7- interrupt-parent: Should be the phandle for the interrupt controller
8 that services interrupts for this device
9- interrupts: Should contain the STMMAC interrupts
10- interrupt-names: Should contain the interrupt names "macirq"
11 "eth_wake_irq" if this interrupt is supported in the "interrupts"
12 property
Sergei Shtylyove8f08ee2014-02-18 02:41:59 +030013- phy-mode: See ethernet.txt file in the same directory.
Srinivas Kandagatla0e076472013-07-04 10:35:48 +010014- snps,reset-gpio gpio number for phy reset.
15- snps,reset-active-low boolean flag to indicate if phy reset is active low.
16- snps,reset-delays-us is triplet of delays
17 The 1st cell is reset pre-delay in micro seconds.
18 The 2nd cell is reset pulse in micro seconds.
19 The 3rd cell is reset post-delay in micro seconds.
Srinivas Kandagatla25c83b52013-07-04 10:35:41 +010020- snps,pbl Programmable Burst Length
21- snps,fixed-burst Program the DMA to use the fixed burst mode
22- snps,mixed-burst Program the DMA to use the mixed burst mode
Sonic Zhange2a240c2013-08-28 18:55:39 +080023- snps,force_thresh_dma_mode Force DMA to use the threshold mode for
24 both tx and rx
25- snps,force_sf_dma_mode Force DMA to use the Store and Forward
26 mode for both tx and rx. This flag is
27 ignored if force_thresh_dma_mode is set.
Vince Bridgers94ceaa22014-07-31 15:49:15 -050028- snps,multicast-filter-bins: Number of multicast filter hash bins
29 supported by this device instance
30- snps,perfect-filter-entries: Number of perfect filter entries supported
31 by this device instance
Stefan Roese6a228452012-03-13 04:56:37 +000032
33Optional properties:
Chen-Yu Tsaic5e4ddb2014-01-17 21:24:41 +080034- resets: Should contain a phandle to the STMMAC reset signal, if any
35- reset-names: Should contain the reset signal name "stmmaceth", if a
36 reset phandle is given
Sergei Shtylyove8f08ee2014-02-18 02:41:59 +030037- max-frame-size: See ethernet.txt file in the same directory
Andrew Bresticker5f9755d2015-04-07 13:38:45 -070038- clocks: If present, the first clock should be the GMAC main clock and
39 the second clock should be peripheral's register interface clock. Further
40 clocks may be specified in derived bindings.
Geert Uytterhoevenae107d02014-04-22 20:40:25 +020041- clock-names: One name for each entry in the clocks property, the
Andrew Bresticker5f9755d2015-04-07 13:38:45 -070042 first one should be "stmmaceth" and the second one should be "pclk".
Giuseppe CAVALLARO55664012014-08-27 10:37:49 +020043- clk_ptp_ref: this is the PTP reference clock; in case of the PTP is
44 available this clock is used for programming the Timestamp Addend Register.
45 If not passed then the system clock will be used and this is fine on some
46 platforms.
Sonic Zhangfa067462015-01-22 14:55:58 +080047- snps,burst_len: The AXI burst lenth value of the AXI BUS MODE register.
Vince Bridgers13967f02015-04-15 11:17:38 -050048- tx-fifo-depth: See ethernet.txt file in the same directory
49- rx-fifo-depth: See ethernet.txt file in the same directory
Stefan Roese6a228452012-03-13 04:56:37 +000050
51Examples:
52
53 gmac0: ethernet@e0800000 {
54 compatible = "st,spear600-gmac";
55 reg = <0xe0800000 0x8000>;
56 interrupt-parent = <&vic1>;
57 interrupts = <24 23>;
58 interrupt-names = "macirq", "eth_wake_irq";
59 mac-address = [000000000000]; /* Filled in by U-Boot */
Vince Bridgers369ea812014-01-20 05:39:00 -060060 max-frame-size = <3800>;
Stefan Roese6a228452012-03-13 04:56:37 +000061 phy-mode = "gmii";
Vince Bridgers94ceaa22014-07-31 15:49:15 -050062 snps,multicast-filter-bins = <256>;
63 snps,perfect-filter-entries = <128>;
Vince Bridgers13967f02015-04-15 11:17:38 -050064 rx-fifo-depth = <16384>;
65 tx-fifo-depth = <16384>;
Dinh Nguyen50b4af42014-03-26 22:45:12 -050066 clocks = <&clock>;
Pavel Machek924064e2014-08-18 23:59:28 +020067 clock-names = "stmmaceth";
Stefan Roese6a228452012-03-13 04:56:37 +000068 };