Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.19 / 65cd3b5362e97d519befbfa786879b9760f72ec5 / . / arch / blackfin / mach-bf518 / Kconfig
blob: bde92a19970e11fe80243c61f1cf7e0b42711cb8 [file] [log] [blame]
Mike Frysinger5df326a2009-11-16 23:49:41 +0000[diff] [blame]1config BF51x
2 def_bool y
3 depends on (BF512 || BF514 || BF516 || BF518)
4
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]5if (BF51x)
6
7source "arch/blackfin/mach-bf518/boards/Kconfig"
8
9menu "BF518 Specific Configuration"
10
11comment "Alternative Multiplexing Scheme"
12
13choice
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]14 prompt "PWM Channel Pins"
15 default BF518_PWM_ALL_PORTF
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]16 help
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]17 Select pins used for the PWM channels:
18 PWM_AH PWM_AL PWM_BH PWM_BL PWM_CH PWM_CL
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]19
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]20 See the Hardware Reference Manual for more details.
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]21
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]22config BF518_PWM_ALL_PORTF
23 bool "PF1 - PF6"
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]24 help
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]25 PF{1,2,3,4,5,6} <-> PWM_{AH,AL,BH,BL,CH,CL}
26
27config BF518_PWM_PORTF_PORTG
28 bool "PF11 - PF14 / PG1 - PG2"
29 help
30 PF{11,12,13,14} <-> PWM_{AH,AL,BH,BL}
31 PG{1,2} <-> PWM_{CH,CL}
32
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]33endchoice
34
35choice
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]36 prompt "PWM Sync Pin"
37 default BF518_PWM_SYNC_PF7
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]38 help
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]39 Select the pin used for PWM_SYNC.
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]40
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]41 See the Hardware Reference Manual for more details.
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]42
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]43config BF518_PWM_SYNC_PF7
44 bool "PF7"
45config BF518_PWM_SYNC_PF15
46 bool "PF15"
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]47endchoice
48
49choice
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]50 prompt "PWM Trip B Pin"
51 default BF518_PWM_TRIPB_PG10
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]52 help
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]53 Select the pin used for PWM_TRIPB.
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]54
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]55 See the Hardware Reference Manual for more details.
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]56
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]57config BF518_PWM_TRIPB_PG10
58 bool "PG10"
59config BF518_PWM_TRIPB_PG14
60 bool "PG14"
61endchoice
62
63choice
64 prompt "PPI / Timer Pins"
65 default BF518_PPI_TMR_PG5
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]66 help
Mike Frysinger65cd3b52011-06-29 16:29:41 -0400[diff] [blame^]67 Select pins used for PPI/Timer:
68 PPICLK PPIFS1 PPIFS2
69 TMRCLK TMR0 TMR1
70
71 See the Hardware Reference Manual for more details.
72
73config BF518_PPI_TMR_PG5
74 bool "PG5 - PG7"
75 help
76 PG{5,6,7} <-> {PPICLK/TMRCLK,TMR0/PPIFS1,TMR1/PPIFS2}
77
78config BF518_PPI_TMR_PG12
79 bool "PG12 - PG14"
80 help
81 PG{12,13,14} <-> {PPICLK/TMRCLK,TMR0/PPIFS1,TMR1/PPIFS2}
82
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]83endchoice
84
Michael Hennerich7a4a2072010-07-05 13:39:16 +0000[diff] [blame]85comment "Hysteresis/Schmitt Trigger Control"
86config BFIN_HYSTERESIS_CONTROL
87 bool "Enable Hysteresis Control"
88 help
89 The ADSP-BF51x allows to control input hysteresis for Port F,
90 Port G and Port H and other processor signal inputs.
91 The Schmitt trigger enables can be set only for pin groups.
92 Saying Y will overwrite the default reset or boot loader
93 initialization.
94
95menu "PORT F"
96 depends on BFIN_HYSTERESIS_CONTROL
97config GPIO_HYST_PORTF_0_7
98 bool "Enable Hysteresis on PORTF {0...7}"
99config GPIO_HYST_PORTF_8_9
100 bool "Enable Hysteresis on PORTF {8, 9}"
101config GPIO_HYST_PORTF_10
102 bool "Enable Hysteresis on PORTF 10"
103config GPIO_HYST_PORTF_11
104 bool "Enable Hysteresis on PORTF 11"
105config GPIO_HYST_PORTF_12_13
106 bool "Enable Hysteresis on PORTF {12, 13}"
107config GPIO_HYST_PORTF_14_15
108 bool "Enable Hysteresis on PORTF {14, 15}"
109endmenu
110
111menu "PORT G"
112 depends on BFIN_HYSTERESIS_CONTROL
113config GPIO_HYST_PORTG_0
114 bool "Enable Hysteresis on PORTG 0"
115config GPIO_HYST_PORTG_1_4
116 bool "Enable Hysteresis on PORTG {1...4}"
117config GPIO_HYST_PORTG_5_6
118 bool "Enable Hysteresis on PORTG {5, 6}"
119config GPIO_HYST_PORTG_7_8
120 bool "Enable Hysteresis on PORTG {7, 8}"
121config GPIO_HYST_PORTG_9
122 bool "Enable Hysteresis on PORTG 9"
123config GPIO_HYST_PORTG_10
124 bool "Enable Hysteresis on PORTG 10"
125config GPIO_HYST_PORTG_11_13
126 bool "Enable Hysteresis on PORTG {11...13}"
127config GPIO_HYST_PORTG_14_15
128 bool "Enable Hysteresis on PORTG {14, 15}"
129endmenu
130
131menu "PORT H"
132 depends on BFIN_HYSTERESIS_CONTROL
133config GPIO_HYST_PORTH_0_7
134 bool "Enable Hysteresis on PORTH {0...7}"
135
136endmenu
137
138menu "None-GPIO"
139 depends on BFIN_HYSTERESIS_CONTROL
140config NONEGPIO_HYST_NMI_RST_BMODE
141 bool "Enable Hysteresis on {NMI, RESET, BMODE}"
142config NONEGPIO_HYST_JTAG
143 bool "Enable Hysteresis on JTAG"
144endmenu
145
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]146comment "Interrupt Priority Assignment"
147menu "Priority"
148
149config IRQ_PLL_WAKEUP
150 int "IRQ_PLL_WAKEUP"
151 default 7
152config IRQ_DMA0_ERROR
153 int "IRQ_DMA0_ERROR"
154 default 7
155config IRQ_DMAR0_BLK
156 int "IRQ_DMAR0_BLK"
157 default 7
158config IRQ_DMAR1_BLK
159 int "IRQ_DMAR1_BLK"
160 default 7
161config IRQ_DMAR0_OVR
162 int "IRQ_DMAR0_OVR"
163 default 7
164config IRQ_DMAR1_OVR
165 int "IRQ_DMAR1_OVR"
166 default 7
167config IRQ_PPI_ERROR
168 int "IRQ_PPI_ERROR"
169 default 7
170config IRQ_MAC_ERROR
171 int "IRQ_MAC_ERROR"
172 default 7
173config IRQ_SPORT0_ERROR
174 int "IRQ_SPORT0_ERROR"
175 default 7
176config IRQ_SPORT1_ERROR
177 int "IRQ_SPORT1_ERROR"
178 default 7
179config IRQ_PTP_ERROR
180 int "IRQ_PTP_ERROR"
181 default 7
182config IRQ_UART0_ERROR
183 int "IRQ_UART0_ERROR"
184 default 7
185config IRQ_UART1_ERROR
186 int "IRQ_UART1_ERROR"
187 default 7
188config IRQ_RTC
189 int "IRQ_RTC"
190 default 8
191config IRQ_PPI
192 int "IRQ_PPI"
193 default 8
194config IRQ_SPORT0_RX
195 int "IRQ_SPORT0_RX"
196 default 9
197config IRQ_SPORT0_TX
198 int "IRQ_SPORT0_TX"
199 default 9
200config IRQ_SPORT1_RX
201 int "IRQ_SPORT1_RX"
202 default 9
203config IRQ_SPORT1_TX
204 int "IRQ_SPORT1_TX"
205 default 9
206config IRQ_TWI
207 int "IRQ_TWI"
208 default 10
209config IRQ_SPI0
210 int "IRQ_SPI"
211 default 10
212config IRQ_UART0_RX
213 int "IRQ_UART0_RX"
214 default 10
215config IRQ_UART0_TX
216 int "IRQ_UART0_TX"
217 default 10
218config IRQ_UART1_RX
219 int "IRQ_UART1_RX"
220 default 10
221config IRQ_UART1_TX
222 int "IRQ_UART1_TX"
223 default 10
224config IRQ_OPTSEC
225 int "IRQ_OPTSEC"
226 default 11
227config IRQ_CNT
228 int "IRQ_CNT"
229 default 11
230config IRQ_MAC_RX
231 int "IRQ_MAC_RX"
232 default 11
233config IRQ_PORTH_INTA
234 int "IRQ_PORTH_INTA"
235 default 11
236config IRQ_MAC_TX
237 int "IRQ_MAC_TX/NFC"
238 default 11
239config IRQ_PORTH_INTB
240 int "IRQ_PORTH_INTB"
241 default 11
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]242config IRQ_TIMER0
243 int "IRQ_TIMER0"
Graf Yang1fa9be72009-05-15 11:01:59 +0000[diff] [blame]244 default 7 if TICKSOURCE_GPTMR0
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]245 default 8
246config IRQ_TIMER1
247 int "IRQ_TIMER1"
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]248 default 12
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]249config IRQ_TIMER2
250 int "IRQ_TIMER2"
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]251 default 12
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]252config IRQ_TIMER3
253 int "IRQ_TIMER3"
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]254 default 12
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]255config IRQ_TIMER4
256 int "IRQ_TIMER4"
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]257 default 12
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]258config IRQ_TIMER5
259 int "IRQ_TIMER5"
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]260 default 12
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]261config IRQ_TIMER6
262 int "IRQ_TIMER6"
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]263 default 12
Yi Li6a01f232009-01-07 23:14:39 +0800[diff] [blame]264config IRQ_TIMER7
265 int "IRQ_TIMER7"
Bryan Wu2f6f4bc2008-11-18 17:48:21 +0800[diff] [blame]266 default 12
267config IRQ_PORTG_INTA
268 int "IRQ_PORTG_INTA"
269 default 12
270config IRQ_PORTG_INTB
271 int "IRQ_PORTG_INTB"
272 default 12
273config IRQ_MEM_DMA0
274 int "IRQ_MEM_DMA0"
275 default 13
276config IRQ_MEM_DMA1
277 int "IRQ_MEM_DMA1"
278 default 13
279config IRQ_WATCH
280 int "IRQ_WATCH"
281 default 13
282config IRQ_PORTF_INTA
283 int "IRQ_PORTF_INTA"
284 default 13
285config IRQ_PORTF_INTB
286 int "IRQ_PORTF_INTB"
287 default 13
288config IRQ_SPI0_ERROR
289 int "IRQ_SPI0_ERROR"
290 default 7
291config IRQ_SPI1_ERROR
292 int "IRQ_SPI1_ERROR"
293 default 7
294config IRQ_RSI_INT0
295 int "IRQ_RSI_INT0"
296 default 7
297config IRQ_RSI_INT1
298 int "IRQ_RSI_INT1"
299 default 7
300config IRQ_PWM_TRIP
301 int "IRQ_PWM_TRIP"
302 default 10
303config IRQ_PWM_SYNC
304 int "IRQ_PWM_SYNC"
305 default 10
306config IRQ_PTP_STAT
307 int "IRQ_PTP_STAT"
308 default 10
309
310 help
311 Enter the priority numbers between 7-13 ONLY. Others are Reserved.
312 This applies to all the above. It is not recommended to assign the
313 highest priority number 7 to UART or any other device.
314
315endmenu
316
317endmenu
318
319endif