blob: 4635e7f3d1293d59777ebee170f5a01c73f6e0bd [file] [log] [blame]
Afzal Mohammed6cfd8112013-06-03 18:49:54 +05301/*
2 * Device Tree Source for AM4372 SoC
3 *
4 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * This file is licensed under the terms of the GNU General Public License
7 * version 2. This program is licensed "as is" without any warranty of any
8 * kind, whether express or implied.
9 */
10
11#include <dt-bindings/interrupt-controller/arm-gic.h>
12
13#include "skeleton.dtsi"
14
15/ {
16 compatible = "ti,am4372", "ti,am43";
17 interrupt-parent = <&gic>;
18
19
20 aliases {
21 serial0 = &uart0;
22 };
23
24 cpus {
Afzal Mohammed738c7402013-08-02 19:16:13 +053025 #address-cells = <1>;
26 #size-cells = <0>;
Afzal Mohammed6cfd8112013-06-03 18:49:54 +053027 cpu@0 {
28 compatible = "arm,cortex-a9";
Afzal Mohammed738c7402013-08-02 19:16:13 +053029 device_type = "cpu";
30 reg = <0>;
Afzal Mohammed6cfd8112013-06-03 18:49:54 +053031 };
32 };
33
34 gic: interrupt-controller@48241000 {
35 compatible = "arm,cortex-a9-gic";
36 interrupt-controller;
37 #interrupt-cells = <3>;
38 reg = <0x48241000 0x1000>,
39 <0x48240100 0x0100>;
40 };
41
42 ocp {
43 compatible = "simple-bus";
44 #address-cells = <1>;
45 #size-cells = <1>;
46 ranges;
47
48 uart0: serial@44e09000 {
49 compatible = "ti,am4372-uart","ti,omap2-uart";
50 reg = <0x44e09000 0x2000>;
51 interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
52 };
53
54 timer1: timer@44e31000 {
55 compatible = "ti,am4372-timer-1ms","ti,am335x-timer-1ms";
56 reg = <0x44e31000 0x400>;
57 interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
58 ti,timer-alwon;
59 };
60
61 timer2: timer@48040000 {
62 compatible = "ti,am4372-timer","ti,am335x-timer";
63 reg = <0x48040000 0x400>;
64 interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
65 };
66
67 counter32k: counter@44e86000 {
68 compatible = "ti,am4372-counter32k","ti,omap-counter32k";
69 reg = <0x44e86000 0x40>;
70 };
71 };
72};